 The architecture was loosely based on the original T4 architecture with a microcode-controlled data path.However, it was a full redesign, using VHDL as the design language and with an optimized (and rewritten) microcode compiler.The project was conceived as early as 1990 when it was realized that the T9 would be too big for many applications.