 The internal clock actually had four non-overlapping phases and designers were free to use whichever combination of these they wanted, so it could be argued that the transputer actually ran at 80 MHz.Dynamic logic was used in many parts of the design to reduce area and increase speed.Unfortunately, these methods are difficult to combine with automatic test pattern generation scan testing so they fell out of favour for later designs.