 Actual design work started in mid-1992.Several trial designs were done, ranging from a very simple RISC-style CPU with complex instructions implemented in software via traps to a rather complex superscalar design similar in concept to the Tomasulo algorithm.The final design looked very similar to the original T4 core although some simple instruction grouping and a "workspace cache" were added to help with performance.