 The vector register unit, also known as the vector register file, implemented the 16 vector registers defined by the VAX vector architecture.The vector register file was multi-ported and contained three write ports and five read ports.Each register consisted of 64 elements, and each element was 72 bits wide, with 64 bits used to store data and 8 bits used to store parity information.