 The VAX 8600 had a CPU with an 80 ns cycle time (12.5 MHz) implemented with emitter coupled logic (ECL) macrocell arrays (MCAs).The CPU consisted of four major logical sections, the E Box, F Box, I Box and M Box.The E Box executed all instructions, including floating-point instructions through microcode.