 Such variations interfere with both interrupt latency and, what is far more important in modern systems, pipelining.When designing a new processor, a hardwired control RISC has the following advantages over microcoded CISC