 In a cap structure the control gate is extended to form a barrier between adjacent floating gates in a conventional floating gate cell.Over the following five years many device designers found ways to push the cap structure to increasingly tighter process geometries, successfully producing NAND at the 30 nm node with this approach.Charge trapping is still viewed as a future technology for NAND flash, but it is being considered more for vertical structures than for planar cells.