 It is possible that a planar charge trapping cell will be used for future processes.No manufacturers have yet disclosed their processes for geometries smaller than 19 nm.Vertical structures are seen as a logical next step for NAND flash, once further horizontal scaling becomes inviable.