 In the implementation, this characteristic must be considered; repeated unwanted interrupts must be disabled in the ISR.If this is not possible, then on immediate entry of an edge-triggered interrupt, a software check on the pin to determine if the level is correct should suffice.For all unused interrupts, an error-handling routine has to be implemented to keep the system in a defined state after an unintended interrupt.