 Some AVRs also have a system clock prescaler that can divide down the system clock by up to 1024.This prescaler can be reconfigured by software during run-time, allowing the clock speed to be optimized.Since all operations (excluding multiplication and 16-bit add/subtract) on registers R0–R31 are single-cycle, the AVR can achieve up to 1 MIPS per MHz, i.e.