 The gate is placed over a new latching region configured to process data only when both latching regions at the end of the serial lines hold the values of interest at the same instant.Figure 10 shows such an arrangement.If correctly configured, latching regions 5 and 6 will each hold input values of interest to latching region 7.