 The MIP SCOC architecture includes an on-chip compiler (Compiler-On-Silicon) to generate the required instructions to feed the ALFUs of the MIP node.The Primary COS (PCOS) partitions the incoming problem according to the algorithms involved.Each SCOS generates the instructions corresponding to that column.