 This SOI wafer and the un-patterned III-V wafer are then exposed to an oxygen plasma before being pressed together at a low (for semiconductor manufacturing) temperature of 300C for 12 hours.This process fuses the two wafers together.The III-V wafer is then etched into mesas to expose electrical layers in the epitaxial structure.