 The degradation is often approximated by a power-law dependence on time.It is of immediate concern in p-channel MOS devices (pMOS), since they almost always operate with negative gate-to-source voltage; however, the very same mechanism also affects nMOS transistors when biased in the accumulation regime, i.e.with a negative bias applied to the gate.