 Many times logic circuit changes are handled by user's EDA tools based on timing constraint directives prepared by a designer.The term is also used for the goal that is achieved, when such a design has reached the end of the flow and its timing requirements are satisfied.The main steps of the design flow, which may be involved in this process, are logic synthesis, placement, clock-tree synthesis and routing.