 If not, it is considered a spurious pulse and is ignored.After waiting a further bit time, the state of the line is again sampled and the resulting level clocked into a shift register.After the required number of bit periods for the character length (5 to 8 bits, typically) have elapsed, the contents of the shift register are made available (in parallel fashion) to the receiving system.