 The CPU design was quite complex - using three way interleaving of instruction execution (later called instruction pipeline) to improve throughput.Each instruction would go through an indexing phase, an actual instruction execution phase and an output phase.While an instruction was going through the indexing phase, the previous instruction was in its execution phase and the instruction before it was in its output phase.