 The encoding and scrambling are normally implemented entirely in hardware, with the scrambler using a linear feedback shift register.Upper layers of the software stack need not be aware that the link layer is using these methods.64b/66b's design goals are clock recovery, stream alignment, DC balance, transition density and run length.