 Depending on a CPU architecture being targeted these language constructs will translate to either special instructions, to multiple instructions (i.e.barrier and load), or to normal instruction, depending on hardware memory ordering guarantees.There are several memory-consistency models for SMP systems