 Intel is using triple patterning for some critical layers at its 14 nm node, which is the LELELE approach.Triple patterning is already demonstrated in 10 nm tapeout, and is already an integral part of Samsung's 10 nm process.TSMC is deploying 7 nm in 2017 with multiple patterning; specifically, pitch-splitting, down to 40 nm pitch.