 When the active area long pitch is ~3.5 x the short pitch, the breaks in the active area form a hexagonal array, which is amenable to the triangular lattice spacer patterning mentioned above.Samsung has already started manufacturing the 18 nm DRAM.Planar NAND flash had several layers which use SADP below 80 nm pitch and SAQP below 40 nm pitch.