 Some masters, such as those found inside custom ASICs may not support clock stretching; often these devices will be labeled as a "two-wire interface" and not I2C.To ensure a minimal bus throughput, SMBus places limits on how far clocks may be stretched.Hosts and slaves adhering to those limits cannot block access to the bus for more than a short time, which is not a guarantee made by pure I2C systems.