 This storage cell has two stable states which are used to denote 0 and 1.Two additional "access" transistors serve to control the access to a storage cell during read and write operations.In addition to such six-transistor (6T) SRAM, other kinds of SRAM chips use 4, 8, 10 (4T, 8T, 10T SRAM), or more transistors per bit.