 Generally, the fewer transistors needed per cell, the smaller each cell can be.Since the cost of processing a silicon wafer is relatively fixed, using smaller cells and so packing more bits on one wafer reduces the cost per bit of memory.Memory cells that use fewer than four transistors are possible but, such 3T or 1T cells are DRAM, not SRAM (even the so-called 1T-SRAM).