 This means that the ISR must preserve the microprocessor (MPU) state and not disturb anything in memory that it is not supposed to disturb.Additionally, the ISR should be fully reentrant, meaning that if two interrupts arrive in close succession, the ISR will be able to resume processing the first interrupt after the second one has been serviced.Reentrancy is achieved by using only the MPU hardware stack for storage.