 Hence the processor's response when the input is asserted (negated) is different from when and/or are asserted.Also, achieving correct operation in response to requires that the interrupt occur at the proper time during the machine cycle, whereas no such requirement exists for or .When is asserted during a valid memory cycle, that is, when the processor has asserted the and/or status outputs, the following sequence of events will occur