 Reference Verification Methodology

The Reference Verification Methodology (RVM) is a complete set of metrics and methods for performing Functional verification of complex designs such as for Application-specific integrated circuits or other semiconductor devices.It was published by Synopsys in 2003.