A Literature Review on Design Strategies and Methodologies of Low Power VLSI Circuits
---

Title: A Literature Review on Design Strategies and Methodologies of Low Power VLSI Circuits

Section 1: Introduction
Description 1: This section introduces the motivation for low power VLSI circuits, historical context, and the current importance of low power design in various applications.

Section 2: Sources of Power Dissipation
Description 2: This section discusses the major sources of power dissipation in CMOS circuits, including leakage current, short circuit current, and logic transitions.

Section 3: Low Power Design Space
Description 3: This section explains the various approaches to achieve low power design, focusing on reducing voltage, physical capacitance, and logic transitions.

Section 4: Power Minimization Techniques
Description 4: This section elaborates on different techniques for minimizing power consumption at various levels of the design process, such as system level, logic synthesis, physical design level, and circuit level design.

Section 5: CAD Methodologies
Description 5: This section explains how CAD tools and methodologies support power savings during the different phases of VLSI design implementation.

Section 6: Power Management Strategies
Description 6: This section discusses specific strategies for power management, including multiple threshold voltage, clock gating, multiple supply voltage, power gating, body biasing, dynamic voltage and frequency scaling, and clock gating techniques.

Section 7: Conclusion
Description 7: This section summarizes the various strategies and methodologies discussed for power reduction in VLSI circuits and highlights the importance and impact of these techniques.