"What's terribly wrong with the circuit in figure X6.21? Suggest
a change that eliminates the terrible problem."  I wrote about
the three-state buffers having unequal on/off timing, and that
dead time would need to be added. But, I don't know if this is
the answer the book is looking for. I saw nothing else wrong
with the circuit.