HOME       UP       PREV       NEXT (On-chip Busses Summary.) 
NoC Modelling  Do we want to model every contention point and
queuing detail ?  Use a high-level model: Treat the NoC just as
a square array corresponding to the floor plan of the chip and
in each entry we hold a running average local utilisation.