Sources of power dissipation in cmos logic, Electrical Engineering

Describe the three main sources of power dissipation in CMOS logic. Hence calculate the power dissipated in a CMOS ASIC of 40,000 gates operating at a frequency of 133MHz with a supply voltage of 3.3V.

Assume each gate has an output capacitance of 0.15pF and that, on average, 25% of the gates toggle per clock cycle. The ASIC is packaged in a 68 pin CPGA package (assume one buffer/pin) with each buffer taking 8mA, a gain factor bF of 0.01AV-1 and rise/fall times of 2ns. Assume the threshold voltages of the transistors are 0.65V and that each buffer has an output load of 10pF. Assume leakage currents are zero.

Posted Date: 3/16/2013 2:08:22 AM | Location : United States

Related Discussions:- Sources of power dissipation in cmos logic, Assignment Help, Ask Question on Sources of power dissipation in cmos logic, Get Answer, Expert's Help, Sources of power dissipation in cmos logic Discussions

Write discussion on Sources of power dissipation in cmos logic
Your posts are moderated
Related Questions
The distribution transformer is supplying a load at 240 V and 0.8 power factor lagging. The open-circuit and short-circuit test data are given in Example. (a) Determine the frac

I want project ideas.

You have been requested by your Senior Engineer to design a lift control unit (LCU) and prepare a report detailing your proposed solution. The client requires a microcontroller bas

what is compensation of bjt

connection of STS MUX/DMUX

Explain RS422A standard. RS422A: 1.  Date Rate: 10 Mbits per second 2.  Driving capability up to 4000ft and 10 receivers 3.  This is Differential standard that is- a

Cointruct and simulate using multisim software a series voltage regulator to supply 1A to a load at a constant voltage of 9V. The supply voltage to regulator is 15V±10%. The minimu

ADD Instruction Op code  format  of ADD instruction is Replace  the three bit code  of the register R from   to obtain the op code of the  required ADD instruction . op co


Q. What is meant by biasing transistor? The purpose of dc biasing of transistor is to obtain a certain dc collector current at a certain dc collector voltage. These values of c