Home → Magazine Archive → June 2020 (Vol. 63, No. 6) → Commit to Memory → Full Text

Commit to Memory

By Jessie Frazelle

Communications of the ACM, Vol. 63 No. 6, Pages 38-41

[article image]

Save PDF

back to top 

CPUs are made up of billions of teeny, tiny transistors. Transistors are electrical gates that can be switched on and off individually. Since each transistor can be in two distinct states (on or off), it can store two different numbers: zero and one. With billions of transistors, a chip can store billions of zeros and ones, and almost as many ordinary numbers and characters. The smaller the transistor, the less power is required for a chip to function.

You might have heard of AMD's 7nm chips or Intel's 10nm chips. A nanometer (nm) is a useful metric for judging how powerful a CPU is since it denotes the measurement of transistor size (or linewidth).


Traditionally, chip manufacturers connect two monolithic CPUs together in a multichip module (MCM). An MCM is a package with pins where multiple ICs (integrated circuits, or chips), semiconductor dies, and/or other components are integrated. This is usually done on a unifying substrate, so when the MCM is in use it can be treated as if it were one large chip. An MCM is sometimes referred to as a hybrid IC.

Chiplets are the individual ICs that make up an MCM. They provide a way to minimize the challenges of building with cutting-edge transistor technology. Spawning out of DARPA, the idea of chiplets has existed since the 1980s.2

Figure. AMD's Ryzen 4000 Series Mobile processor—a 7nm laptop processor—debuted in January 2020.

The smallest transistors are also the most expensive and difficult to design and manufacture. In processors made up of chiplets, the most cutting-edge technology can be reserved for the pieces of a design where the investment will pay off the most. Then other chiplets manufactured using more reliable and economical techniques can be combined with the latest-technology chiplets into the same package. Intel does this with its Foveros Project, which combines, by way of stacking, 10nm chiplets for power-efficient activities and 14nm chiplets that serve higher power functions.13 The section on 7nm chips later in this article will provide more examples of this, although you can undoubtedly anticipate that 7nm chiplets are combined with larger transistor chiplets into one package.

Smaller pieces of silicon are also inherently less prone to manufacturing defects and have a reduced risk of getting destroyed by dust particles during semiconductor fabrication. Using chiplets over monolithic die architecture guarantees no single core on a package will act as a single point of failure for the MCM since there are multiple individual cores. Manufacturers can also use a process known as binning to select the best cores to be paired with each other.

Both AMD and Intel are breaking down monolithic processors into chiplets that are connected on a multichip module. AMD was the first in the mass-market CPU industry to move to chiplets when it announced its third-generation Ryzen CPU.7 This improves performance and reduces costs since splitting a large monolithic IC into smaller chiplets allows for more transistors split across multiple chiplets, more ICs per silicon wafer, and better yields since smaller dies have less risk of defects or manufacturing errors.

In his 1965 paper, Gordon Moore wrote, "It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected."10 This is very true for chiplets. Lisa Su of AMD gave a talk at the International Electron Devices Meeting in 201714 on how it split up its 32-core EPYC server-class chip onto four 8-core chiplets.19 Doing so resulted in a 10% overhead for the added I/O to the four chiplets. Since it could fit 9% more of the smaller dies onto a wafer than larger dies, however, it was able to reduce the overall cost because of the improvements in die yield.

Back to Top

Chiplet Interconnects

There are a few different ways manufacturers are interconnecting chiplets to form MCMs, most of which are proprietary to each vendor. Think of die-to-die interconnect (or chiplet interconnect) as the interface connecting the various chiplets. A chiplet is not just a piece of hardware; it is also a controller and a physical layer of software (PHY). The die-to-die interconnect is the controller and the PHY for a chiplet. When designing die-to-die interconnects, power is the main constraint. Low power is table stakes because any additional power is considered overhead.

AMD calls its die-to-die interconnect Infinity Fabric, or IF (https://en.wikichip.org/wiki/amd/infinity_fabric). IF is not just a die-to-die interconnect but a processor-to-processor interconnect. It is made up of two parts: Infinity SDF (Scalable Data Fabric) and SCF (Scalable Control Fabric). SDF is the primary way data flows throughout the system. This can connect memory controllers, PCIe devices, USB hubs, and other peripherals. This interface is PHY level. The SCF, on the other hand, handles communication for controls such as power management, thermal controls, security, and tests.

Because most die-to-die interconnects are proprietary, the benefits of building with chiplets as if they are Lego blocks has not entirely come to fruition. Adding functionality such as an FPGA (field-programmable gate array) or an accelerator from a third party requires adopting the proprietary die-to-die interconnect.

As a response and solution to this problem, Intel open sourced its Advanced Interface Bus (AIB), which is a die-to-die interconnect standard that enables system design in a modular way with libraries containing chiplet IP (intellectual property) blocks.8 (The specification is on GitHub.1) It is PHY level like AMD's SCF, but it will take a lot more than just Intel working on this problem for it to be solved for the wider industry. This effort is ongoing as a part of the Open Compute Project's subgroup ODSA (Open Domain-Specific Architecture).11

Back to Top

7nm Chips

Moore's Law observed that the number of transistors on a chip doubles every year, while the costs are halved. While this theory has held for a long time, it has been slowing down lately. In the late 1990s and early 2000s, transistors shrunk in size by half every two years, leading to massive improvements on a regular schedule. Making transistors smaller and smaller has gotten more complicated, however, and there has not been a transistor shrink from Intel since 2014 when it promised 10nm;3,18 7nm is possible but has not yet been done by Intel. The slowdown of transistor size in semiconductor devices led to the development of multichip modules and other innovations, since semiconductor designers are always looking for new ways to provide increased compute capabilities.


Taiwan Semiconductor Manufacturing Company (TSMC) began production of 256-Mbit SRAM (static random-access memory) chips using a 7nm process in 2017.16 Later in 2018, Samsung and TSMC began mass production of 7nm devices.15 The Apple A12 Bionic, a 7nm chip that went mainstream, was released at Apple's September 2018 event.6 Technically, Huawei had announced its own 7nm processor, the Kirin 980, on August 31, 2018,12 before the A12 Bionic, but the A12 was first to market and was released to consumers before the Kirin 980. Both the Kirin 980 and Apple A12 Bionic are manufactured by TSMC.

AMD released its Rome family of processors for servers and data centers, which are based on TSMC's 7nm node and feature up to 64 cores and 128 threads. AMD also released its Matisse family of consumer desktop processors with 16 cores and 32 threads. Technically, Intel does have one 7nm part obtained with its acquisition of Barefoot Networks: the Tofino 2 chip, an Ethernet-switch ASIC, based on TSMC's 7nm node.

Shrinking transistor size is not just about performance, though; it has huge implications for mobile, data-center, and laptop chips. Compared with 14nm, 7nm can achieve 25% more performance under the same power, or the same performance for half the power. This means longer battery life for laptops and phones, and more power-efficient data centers, with the same performance. For smaller devices, since twice as much performance can effectively fit into the limited power target, this translates into much more powerful chips. Apple did this with its A12 Bionic chip.

You might have noticed a trend in that all these 7nm chips rely on TSMC for manufacturing. Companies using these chips are focusing the 7nm technology in small special-purpose chips in order to increase the yield and effectiveness since it is in high demand. For example, AMD's second-generation EPYC is built as nine die packages with eight 7nm CCD (complex core die) chiplets, each with up to eight cores, surrounding a 14nm I/O die.

The question is, if 7nm parts are in such high demand, why is TSMC the only foundry manufacturing them?

Back to Top

Semiconductor Foundries

TSMC is the world's largest semiconductor foundry. Most of its production is in Taiwan, with only one plant in Shanghai, China. (It is interesting to note where each foundry has facilities since at the time of this writing the CoVID-19 coronavirus and U.S./China tariffs are relevant, and some might be curious about their effect on the semiconductor industry.) Aside from TSMC, other common foundries include Globalfoundries and United Microelectronics Corporation (UMC). Globalfoundries, which has plants in Singapore, Germany, and the U.S., had set out to manufacture 7nm chips and stopped because of the expense.9 After Globalfoundries publicly stated it would not manufacture 7nm chips, UMC followed and said it would not manufacture anything under 14nm because of the expense.17 UMC has plants in Taiwan, Singapore, and the two Chinese cities of Suzhou and Xiamen.

What makes 7nm manufacturing so capital intensive? Foundries need to increase their capital expenditures to deal with the technical difficulties of decreasing the size of transistors, among which lithography remains the biggest hurdle. Lithography, also known as photolithography, is the process used in microfabrication to pattern transistor circuits onto silicon. Shining light on certain regions of silicon can create a specific pattern. Equipment for lithography is very expensive, preventing foundries from investing further in research and development to shrink transistor size.

Lithography technology has been improving with immersion lithography and multipatterning but with significant increases in the number of masks and processes. When additional exposures are needed to create complicated patterns on silicon, the costs of masks increase immensely. According to eBeam Initiative's survey,5 the average number of masks per mask set has reached 76 for 7nm–10nm process node, and the number reaches more than 100 for manufacturers. Because of the increase in mask cost, 7nm manufacturing processes have been outside the economical scope for most small and medium-sized design houses.

While phones, servers, graphics, and data centers all benefit from enhanced computing performance and power efficiency, the cost to manufacture bleeding-edge chips is increasing significantly. Therefore, not all foundries can handle the economics of 7nm chip manufacturing. The companies that have built products with 7nm chips include AMD, Apple, Samsung, Huawei, NVIDIA, and Barefoot Networks. What all these companies have in common is the motivation to be on the bleeding edge of technology in order to remain or become a market leader. They all benefit from economies of scale for their large production needs, so they can share the costs of masks, design, and manufacturing. Foundries without such high demand from a mass market cannot afford to invest in advanced technology since the risk might outweigh the reward.

Back to Top


What does all this mean for the future? It is likely semiconductor designers will continue to innovate without needing to shrink transistor size, as happened with multichip modules. Hopefully, the increase in demand for 7nm chips will give other foundries the economic incentive to enter the market, so the industry is not tied to TSMC alone. This is easier said than done, of course. I also hope by the end of reading this, you have learned that modern-day CPUs are actually just a few chiplets connected together into one package. The ability to construct packages of chiplets gives a Lego-like building power to people for designing their own MCMs and innovating faster.

q stamp of ACM QueueRelated articles
on queue.acm.org

Getting Gigascale Chips
Shekhar Borkar

CPU DB: Recording Microprocessor History
Andrew Danowitz, et al.

Reconfigurable Future
Mark Horowitz

Back to Top


1. Advanced Interface Bus (AIB) die-to-die hardware open source; https://github.com/chipsalliance/aib-phy-hardware.

2. Coldewey, D. DARPA project aims to make modular computers out of chiplets. Techcrunch; https://tcrn.ch/2VSpe8j

3. Cuttress, I. Intel's 10nm Cannon Lake and Core i3-8121U deep dive review. Anandtech, 2019; http://bit.ly/2PMx9A6

4. eBeam Initiative. Mask makers' survey, 2019; https://www.ebeam.org/docs/2019-mask-maker-survey_en.pdf.

5. eBeam Initiative. Survey: 2019 eBeam Initiative mask makers' survey results. Semiconductor Engineering, 2020; http://bit.ly/32OAd44.

6. Frumusanu, A. The iPhone XS and XS Max review: Unveiling the silicon secrets. Anandtech, 2018; http://bit.ly/2wp5LBm.

7. Hruska, J. Chiplets are both solution to and symptom of a larger problem. Extremetech, 2019; http://bit.ly/2uMmjCG

8. Leibson, S. Intel releases royalty-free high-performance AIB interconnect standard to spur industry's chiplet adoption and grow the ecosystem. Intel Programmable Logic, 2019; https://intel.ly/32L6gSp/.

9. McGregor, J. Globalfoundries' change in strategy pays off. Forbes, 2019; http://bit.ly/2PLoLRf.

10. Moore, G. Cramming more components onto integrated circuits. Electronics 38, 8 (1965); https://intel.ly/2VItGq2

11. Open Compute Project. Open Domain-Specific Architecture subgroup, 2020; https://www.opencompute.org/wiki/Server/ODSA.

12. Savov, V. Huawei promises its 7nm Kirin 980 processor will destroy the Snapdragon 845. The Verge, 2018; http://bit.ly/32KM0QG.

13. Savov, V. Intel unveils Foveros 3D chip stacking and new 10nm 'chiplets.' The Verge, 2018; http://bit.ly/2vstSz0

14. Schor, D. IEDM 2017: AMD's grand vision for the future of HPC. WikiChip Fuse, 2017; https://fuse.wikichip.org/news/523/iedm-2017-amds-grand-vision-for-the-future-of-hpc/.

15. Tal6lis, B., Shilov, A. Samsung starts mass production of chips using its 7nm EUV process tech. Anandtech, 2018; http://bit.ly/2IcPXUO.

16. TSMC. 7nm technology; https://www.tsmc.com/english/dedicatedFoundry/technology/7nm.htm.

17. Wang, L. UMC not to rejoin race to develop 7nm technology. Taipei Times, 2018; http://www.taipeitimes.com/News/biz/archives/2018/09/04/2003699736.

18. Williams, C. Intel TOCK BLOCK: 10nm Cannonlake delayed to 2017, bonus 14nm Kaby Lake to '16. The Register; 2015; https://www.theregister.co.uk/2015/07/16/intel_10nm_14nm_plans/.

19. Yeric, G. Three dimensions in 3DIC, Part 1. Arm Research, 2018; https://community.arm.com/developer/research/b/articles/posts/three-dimensions-in-3dic-part-1.

Back to Top


Jessie Frazelle is the co-founder and Chief Product Officer of the Oxide Computer Company, Emeryville, CA, USA. Before that, she worked on various parts of Linux including containers as well as the Go programming language.

©2020 ACM  0001-0782/20/6




No entries found