SystemVerilog offers in addition to the associative array used in the design , also static arrays , dynamic arrays and queues .
In addition to the static array used in design , SystemVerilog offers dynamic arrays , associative arrays and queues :