In addition to the static array used in design , SystemVerilog offers dynamic arrays , associative arrays and queues :
SystemVerilog also offers static arrays , dynamic arrays and queues in addition to the associative array used in the design .