{"push_id":916227618,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"d5fad22fe25219dd35594aa05d26512fa0a0ae42","before":"93eff0255367b7ac33e1002b1c4685ee55b0b0b7","commits":[{"sha":"d5fad22fe25219dd35594aa05d26512fa0a0ae42","author":{"email":"f6d58dbca00171059222d1fddb2d89e15d0f9921@gmail.com","name":"BenConAu"},"message":"Change mode if statements to case","distinct":true,"url":"https://api.github.com/repos/BenConAu/VerilogDesign/commits/d5fad22fe25219dd35594aa05d26512fa0a0ae42"}]}