{"push_id":616311558,"size":1,"distinct_size":1,"ref":"refs/heads/luke-dev","head":"85204bae5c296e91de3e540f12e67870d5251790","before":"7b4b288418bf02ca3b3633e624c19f143edd838c","commits":[{"sha":"85204bae5c296e91de3e540f12e67870d5251790","author":{"email":"f4e02934f4b5a52de7734eae1397127ad127f5f4@gmail.com","name":"Luke Hsiao"},"message":"Added a 1x AND3","distinct":true,"url":"https://api.github.com/repos/tjchambers32/VLSI_Basics/commits/85204bae5c296e91de3e540f12e67870d5251790"}]}