{"push_id":646265627,"size":11,"distinct_size":0,"ref":"refs/heads/svn/trunk","head":"087c67d0a0847f61b70fa565361ff88fe80e46e5","before":"ff6955afb58bbe72fe7fee03fb7da08f3902a746","commits":[{"sha":"d2660fe32d000765cc5d370bdc4452fec9389b2a","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/BaseCacheMaintenanceLib: Support IA32 processors without CLFLUSH\n\nUse CPUID Leaf 01 to detect support for CLFLUSH instruction.  \nIf CLFLUSH is supported, use CPUID to determine the cache line size to use with CLFLUSH.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17211 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/d2660fe32d000765cc5d370bdc4452fec9389b2a"},{"sha":"881813d7a93d9009c873515b043c41c4554779e4","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/BaseLib: Support IA32 processors without CLFLUSH\n\nUse CPUID Leaf 01 to detect support for CLFLUSH instruction.  \n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17212 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/881813d7a93d9009c873515b043c41c4554779e4"},{"sha":"88a75d260cadc67cc0edf6ad5f57241ed89a7d4b","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/BaseLib: Support IA32 processors without CMOVx\n\nRemove use of CMOVx instruction from IA32 assembly files in BaseLib.  \nThis matches compiler flags for all supported C compilers.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17213 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/88a75d260cadc67cc0edf6ad5f57241ed89a7d4b"},{"sha":"cfe41b57abb8ba26e4bd1c0b09c8b3506a7c55df","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/BaseMemoryLibRepStr: Support IA32 processors without CMOVx\n\nRemove use of CMOVx instruction from IA32 assembly files in BaseMemoryLibRepStr.  \nThis matches compiler flags for all supported C compilers.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17214 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/cfe41b57abb8ba26e4bd1c0b09c8b3506a7c55df"},{"sha":"cd68e4a8de23e8992a98c281f6fda229ffad19c9","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/BaseSerialPortLib16550: Support UARTs with a register stride greater than 1 byte.\n\nAdd stride PCD to MdeModulePkg to support 16550 UARTs with a register stride that is not 1 byte.\nThe default value is 1 byte.\nQuark SoC uses a stride of 4 bytes.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17215 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/cd68e4a8de23e8992a98c281f6fda229ffad19c9"},{"sha":"59d67246dbbe3f0fe29bc46c65f8ea4a6828cb2a","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/BaseXApicLib: Support IA32 processors without MSR_IA32_APIC_BASE_ADDRESS\n\nUse Family from CPUID 01 to detect support for the Local APIC Base Address MSR (MSR_IA32_APIC_BASE_ADDRESS).\nIf this MSR is not supported, then use Local APIC Base Address from the PCD PcdCpuLocalApicBaseAddress.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17216 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/59d67246dbbe3f0fe29bc46c65f8ea4a6828cb2a"},{"sha":"e9cd66d0859f63ec6aab2b1ac863fe72b65fe474","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/BaseXApicX2ApicLib: Support IA32 processors without MSR_IA32_APIC_BASE_ADDRESS\n\nUse Family from CPUID 01 to detect support for the Local APIC Base Address MSR (MSR_IA32_APIC_BASE_ADDRESS).\nIf this MSR is not supported, then use Local APIC Base Address from the PCD PcdCpuLocalApicBaseAddress.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17217 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/e9cd66d0859f63ec6aab2b1ac863fe72b65fe474"},{"sha":"d5203c10e83d3b8967ae2f47a78d649299a92a27","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"MdePkg/DebugAgent: Support IA32 processors without MSR_IA32_APIC_BASE_ADDRESS\n\nAvoid use of Local APIC Base Address MSR (MSR_IA32_APIC_BASE_ADDRESS) if there is only 1 CPU present.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17218 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/d5203c10e83d3b8967ae2f47a78d649299a92a27"},{"sha":"ef530fe71f47d7ae6fe12bfc60d876ea9ac25917","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"SourceLevelDebugPkg/PeCoffExtraActionLibDebug: Support IA32 processors without debug extensions\n\nUse CPUID Leaf 01 to detect support for debug extensions.  \nForce use of software breakpoints if debug extensions are not supported.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17219 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/ef530fe71f47d7ae6fe12bfc60d876ea9ac25917"},{"sha":"5f72e68c9067ae5b8cfa7c935db81002cb22e00f","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"SourceLevelDebugPkg/DebugAgent: Support IA32 processors without DE or FXSAVE/FXRESTOR\n\nUse CPUID Leaf 01 to detect support for debug extensions and FXSAVE/FXRESTOR instructions.\nDo not enable those features in CR4 if they are not supported.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17220 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/5f72e68c9067ae5b8cfa7c935db81002cb22e00f"},{"sha":"087c67d0a0847f61b70fa565361ff88fe80e46e5","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/CpuExceptionHandlerLib: Support IA32 processors without DE or FXSAVE/FXRESTOR\n\nUse CPUID Leaf 01 to detect support for debug extensions and FXSAVE/FXRESTOR instructions.\nDo not enable those features in CR4 if they are not supported.\n\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jordan Justen <jordan.l.justen@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n\n\n\n\n\ngit-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17221 6f19259b-4bc3-4df7-8a09-765794883524","distinct":false,"url":"https://api.github.com/repos/tianocore/edk2/commits/087c67d0a0847f61b70fa565361ff88fe80e46e5"}]}