{"push_id":661273911,"size":11,"distinct_size":11,"ref":"refs/heads/master","head":"b46bbcac57a5f339e14191822111192013d07732","before":"bceb2303b36db93042edb52411b32f5457dde99e","commits":[{"sha":"66110a4ce0f17e2932ae8ccf12f0ac985bfc162d","author":{"email":"93bc8cadbce847348ebaf745f950579f80a983df@google.com","name":"Manuel Klimek"},"message":"Fix clang-format build from the solution; the underlying path has changed to include the VS directory structure.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/66110a4ce0f17e2932ae8ccf12f0ac985bfc162d"},{"sha":"c2c4e9c84581bd14d1e79b9fe8fb16c0f4cec8ab","author":{"email":"deed267ba0c60cd3d36f17025aac8339a3daa9ba@google.com","name":"Sergey Matveev"},"message":"[sanitizer] Re-enable a broken test with debug output.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/c2c4e9c84581bd14d1e79b9fe8fb16c0f4cec8ab"},{"sha":"434e2c0e8c2aa57ee40aaddf9dd01ffebe500663","author":{"email":"85590917cb30a670bf23f5b4273617f8815d1e87@amd.com","name":"Tom Stellard"},"message":"Implement atan2pi builtin\n\nThis implementation was ported from the AMD builtin library\nand has been tested with piglit, OpenCV, and the ocl conformance tests.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/434e2c0e8c2aa57ee40aaddf9dd01ffebe500663"},{"sha":"d39717a60631e4f2aba0794503ea2d0e98dd6f3b","author":{"email":"4a8dfeb3a1c6b90c15fd5a5a91e8e25ea46ffe0b@rotateright.com","name":"Sanjay Patel"},"message":"fix typos, grammar; NFC","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/d39717a60631e4f2aba0794503ea2d0e98dd6f3b"},{"sha":"7ca33d1da322398b246b5cad52c3aa90487235fa","author":{"email":"85590917cb30a670bf23f5b4273617f8815d1e87@amd.com","name":"Tom Stellard"},"message":"R600/SI: Remove explicit m0 operand from v_interp instructions\n\nInstead add m0 as an implicit operand.  This helps avoid spills\nof the m0 register in some cases.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/7ca33d1da322398b246b5cad52c3aa90487235fa"},{"sha":"3cd1ff7904c0dab6674af49a09b2c9ee712dce95","author":{"email":"85590917cb30a670bf23f5b4273617f8815d1e87@amd.com","name":"Tom Stellard"},"message":"R600/SI: Remove explicit m0 operand from DS instructions\n\nInstead add m0 as an implicit operand.  This helps avoid spills\nof the m0 register in some cases.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/3cd1ff7904c0dab6674af49a09b2c9ee712dce95"},{"sha":"a1494a1b195e5cd7d2f9ae1f3098b9317baaee71","author":{"email":"85590917cb30a670bf23f5b4273617f8815d1e87@amd.com","name":"Tom Stellard"},"message":"R600/SI: Remove M0Reg register class\n\nIt is no longer used.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/a1494a1b195e5cd7d2f9ae1f3098b9317baaee71"},{"sha":"bf4825f13b932ec60d83dc0fc29312fa670514a5","author":{"email":"85590917cb30a670bf23f5b4273617f8815d1e87@amd.com","name":"Tom Stellard"},"message":"R600/SI: Update tablegen defs to avoid restoring spilled sgprs to m0\n\nWe had code to do this in SIRegisterInfo::eliminateFrameIndex(), but\nit is easier to just change the definition of SI_SPILL_S32_RESTORE to\nonly allow numbered sgprs.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/bf4825f13b932ec60d83dc0fc29312fa670514a5"},{"sha":"19a0f7b48701c13c357a6da14059380a0d5bd2ed","author":{"email":"4a8dfeb3a1c6b90c15fd5a5a91e8e25ea46ffe0b@rotateright.com","name":"Sanjay Patel"},"message":"use 'auto' to improve readability; NFC","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/19a0f7b48701c13c357a6da14059380a0d5bd2ed"},{"sha":"30b8dd5c755e585995e1d030a64d8c09888f488e","author":{"email":"7f62a1b902528bc2cd503d5762cfe82eea89e2aa@arm.com","name":"Keith Walker"},"message":"[DWARF] Add CIE header fields address_size and segment_size when generating dwarf-4\n\nThe DWARF-4 specification added 2 new fields in the CIE header called\naddress_size and segment_size.\nCreate these 2 new fields when generating dwarf-4 CIE entries, print out\nthe new fields when dumping the CIE and update tests\n\nDifferential Revision: http://reviews.llvm.org/D9558","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/30b8dd5c755e585995e1d030a64d8c09888f488e"},{"sha":"b46bbcac57a5f339e14191822111192013d07732","author":{"email":"4cc135f29e3f467f02d56be4500c4456826ef141@google.com","name":"Douglas Katzman"},"message":"Comment disambiguation.","distinct":true,"url":"https://api.github.com/repos/llvm-project/llvm-project/commits/b46bbcac57a5f339e14191822111192013d07732"}]}