{"push_id":541986503,"size":10,"distinct_size":10,"ref":"refs/heads/master","head":"11ee53875937c677dca56788756a6775979a36f2","before":"33ef2079d63853ca3d4fba682e2be6e3d980a2ba","commits":[{"sha":"5641020b65caf9c50dcf7d45887c0c4b1745d284","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Tiva Timer: Extend timer register definitions to handle other chips","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/5641020b65caf9c50dcf7d45887c0c4b1745d284"},{"sha":"9aef61bab1e616d0db12434bb069ff7db95d6b89","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Tiva Timer: Update timer register bit definitions for the LM4F","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/9aef61bab1e616d0db12434bb069ff7db95d6b89"},{"sha":"8571c79fc8751bd4a03f0f2dece4ab26163164f4","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Tiva Timer:  SYNC regiser is only available on GPTM0","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/8571c79fc8751bd4a03f0f2dece4ab26163164f4"},{"sha":"d8ac2e146891a0d9e9d1cf6360cd1c9e584f4ed3","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Tiva Timer:  Add basic framework to configure timers.  Incomplete on initial commit","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/d8ac2e146891a0d9e9d1cf6360cd1c9e584f4ed3"},{"sha":"e65711fe1ba44f55f23ee5a69be005d6d70ae0a7","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Tiva Timer:  Add register level debug support","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/e65711fe1ba44f55f23ee5a69be005d6d70ae0a7"},{"sha":"c8bd265726a6c4ec6c6249305ecf577197935478","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Update ChangeLog","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/c8bd265726a6c4ec6c6249305ecf577197935478"},{"sha":"548c68f0b71e6858e6d74d9b67beec1abe0bbd1c","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Tiva Timer:  Add support to select alternate clock source and 32-bit register concatenation mode.","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/548c68f0b71e6858e6d74d9b67beec1abe0bbd1c"},{"sha":"aadc76f41e39f84dbdcd6987ce89f6d8bcb87252","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"Tiva Timer:  Partial support for 16- and 32-bit, oneshot and periodic timer configurations","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/aadc76f41e39f84dbdcd6987ce89f6d8bcb87252"},{"sha":"3b5b9cbbb3ef2a757f8a41d71b7344925cec65e2","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"STM32 SDIO:  Don't let architectures select CONFIG_MMCSD_SDIOWAIT_WRCOMPLETE unless they have implemented SDIOWAIT_WRCOMPLETE","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/3b5b9cbbb3ef2a757f8a41d71b7344925cec65e2"},{"sha":"11ee53875937c677dca56788756a6775979a36f2","author":{"email":"604b2037cf31b35be214b8287fbe64214319f37d@nuttx.org","name":"Gregory Nutt"},"message":"STM32 SDIO:  CONFIG_MMCSD_SDIOWAIT_WRCOMPLETE should not be available unless CONFIG_MMCSD_SDIO=y","distinct":true,"url":"https://api.github.com/repos/librae8226/nuttx-git/commits/11ee53875937c677dca56788756a6775979a36f2"}]}