{"push_id":858212174,"size":45,"distinct_size":45,"ref":"refs/heads/master","head":"3aab44df45b48c14d165aea3d0238dd9daeabe30","before":"11ad0623c3859ab12247bf9513d3d76426530b6c","commits":[{"sha":"c5df31937ee8f1bfbac63f0cda411bbc37bd21c3","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"ARM: Add support for PSR_A handling in enable/disable_interrupts()","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/c5df31937ee8f1bfbac63f0cda411bbc37bd21c3"},{"sha":"7ca1552c9417a5fab3047345514dff21665ba97a","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"REGULATORS: properly read regulator name from FDT. Also read amperage properties","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/7ca1552c9417a5fab3047345514dff21665ba97a"},{"sha":"4264926b116a3c23b6a28650f4d71fd04e51334e","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"HACK: Registers for control EHCI host/device mode and TT are implementation defined","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/4264926b116a3c23b6a28650f4d71fd04e51334e"},{"sha":"acd54a175612a8ae9d0f2dbcf0439adb4cbd76b6","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: add clock supermux nodes","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/acd54a175612a8ae9d0f2dbcf0439adb4cbd76b6"},{"sha":"e3eefefb2ebb292ea9e9c501b42964bb507338b6","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: fix computation of divider for peripheral clock dividers","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/e3eefefb2ebb292ea9e9c501b42964bb507338b6"},{"sha":"72a27ece4d795a6fa3780426fcf54e1cc5a56c68","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Add EHCI driver","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/72a27ece4d795a6fa3780426fcf54e1cc5a56c68"},{"sha":"e7534531c6398a477f18b04fc6c292cf7fa48168","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Add PCIe driver","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/e7534531c6398a477f18b04fc6c292cf7fa48168"},{"sha":"fe646a92ed9a075bc761e25a75d8980fd442c5c7","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Update DTS files","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/fe646a92ed9a075bc761e25a75d8980fd442c5c7"},{"sha":"0742b4dcf6fc550b47319b3fe06248d48c176abe","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Add DTSI files","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/0742b4dcf6fc550b47319b3fe06248d48c176abe"},{"sha":"edfe0d732813f5514d24134c39673c9ff14d0f02","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Add i2c, rtc and eeprom drivers","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/edfe0d732813f5514d24134c39673c9ff14d0f02"},{"sha":"1785baad211c5027c5e958b64bebd31c1edd3d1d","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"CLK: Use already implemented ofw_bus functions","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/1785baad211c5027c5e958b64bebd31c1edd3d1d"},{"sha":"e17b67730ed792cc6dc8a1b36fec39c840d71222","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Use already implementd ofw_bus funtions","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/e17b67730ed792cc6dc8a1b36fec39c840d71222"},{"sha":"15c3348360e6f71a96e28b244e972076bf47b0d5","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"OFW:  Xlist can have zero values","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/15c3348360e6f71a96e28b244e972076bf47b0d5"},{"sha":"5d91b2542f8c26d539886566b63718c90a72c28b","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Add IDs for all PLL nodes","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/5d91b2542f8c26d539886566b63718c90a72c28b"},{"sha":"81d5038cfba1521e2e76215757536761ef5ea495","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"REGULATORS: Add methods for set/get voltage","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/81d5038cfba1521e2e76215757536761ef5ea495"},{"sha":"10f7a721e5ea79c254d788acaefd1f44b314bc27","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Enable settings frequency for PLL X","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/10f7a721e5ea79c254d788acaefd1f44b314bc27"},{"sha":"cfb185c40d19ebaa0ebabd6773060bb03876b5c3","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: Add very early support for AS3722 PMIC","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/cfb185c40d19ebaa0ebabd6773060bb03876b5c3"},{"sha":"3a960a392b366c3c97fbd9a65e63a954395d8054","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: add preliminary  support for cpufreq","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/3a960a392b366c3c97fbd9a65e63a954395d8054"},{"sha":"bdaa1f5ae2afdc812bf6d3eeb0bfa67e474e6f4b","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"TEGRA: update config files","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/bdaa1f5ae2afdc812bf6d3eeb0bfa67e474e6f4b"},{"sha":"b7edc1c778e12f3c5905cefca589d7a9f9b8c646","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"HACK: move i2c bus enumeration to earlier stage","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/b7edc1c778e12f3c5905cefca589d7a9f9b8c646"}]}