{"push_id":638338860,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"c79217fe2175e74f118f7b2744438b44fa81ae0f","before":"f54ed98888590572f2beb8aae60a260e10e90900","commits":[{"sha":"c79217fe2175e74f118f7b2744438b44fa81ae0f","author":{"email":"dacc5fcceeb63a34a3be439ec68a635c28fe4159@gmail.com","name":"tangxifan"},"message":"FPGA SPICE: Reduce the number of vdds in grid/lut/dff testbenches.\nSlim the SPICE netlists","distinct":true,"url":"https://api.github.com/repos/tangxifan/tangxifan-eda-tools/commits/c79217fe2175e74f118f7b2744438b44fa81ae0f"}]}