{"push_id":644395254,"size":79,"distinct_size":0,"ref":"refs/heads/master","head":"7618254bdc3ff587b2335eb175913c40fff95ae2","before":"384baa2499d2b72f57e16262c99a319ba3cf0281","commits":[{"sha":"20a757b34ca8189b2efcfc8bddf8e79c36cdf59d","author":{"email":"d0aa5480d89e0065daf24956bddf2f45253061e1@yahoo.com","name":"Amit Sethi"},"message":"Version 1.0: Initial upload","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/20a757b34ca8189b2efcfc8bddf8e79c36cdf59d"},{"sha":"43ea270909cc83a22766301615fd79e46546c310","author":{"email":"d0aa5480d89e0065daf24956bddf2f45253061e1@yahoo.com","name":"Amit Sethi"},"message":"Version 1.1\n\nAdded indentation script for SystemVerilog.\n\nThis script is based on verilog.vim indentation script developed by Chih-Tsun Huang <cthuang@larc.ee.nthu.edu.tw> http://larc.ee.nthu.edu.tw/~cthuang/vim/indent/verilog.vim and packaged in Vim6.3\n\nInstallation\nCopy the verilog_systemverilog/indent/*.vim to your $HOME/.vim/indent directory","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/43ea270909cc83a22766301615fd79e46546c310"},{"sha":"49aea5d1cb984d4e877196c6e2bd5e28ea4e7698","author":{"email":"d0aa5480d89e0065daf24956bddf2f45253061e1@yahoo.com","name":"Amit Sethi"},"message":"Version 1.2\n\nsyntax/verilog_systemverilog.vim -\n      * Added new highlight group for SVA Assertions\n\nindent/verilog_systemverilog.vim -\n      * Fixed conflicting function names","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/49aea5d1cb984d4e877196c6e2bd5e28ea4e7698"},{"sha":"509dd6dff71152769d1c7ca412edd783e0f0c839","author":{"email":"cb8747153bde6524fb1a852e80cdd561013db583@jnz","name":"decrement"},"message":"Apply fix to get \"%\" (matchit.vim) working\n\nhttp://www.vim.org/scripts/script.php?script_id=3332","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/509dd6dff71152769d1c7ca412edd783e0f0c839"},{"sha":"e7a5974b2065723eeacb7a759a190270e9292f51","author":{"email":"cb8747153bde6524fb1a852e80cdd561013db583@jnz","name":"decrement"},"message":"Fix backslash line continuation typo","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/e7a5974b2065723eeacb7a759a190270e9292f51"},{"sha":"f2bd8a27346b2b2fed46b1e0b71eadfac28ce940","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Define include pattern","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/f2bd8a27346b2b2fed46b1e0b71eadfac28ce940"},{"sha":"bdad4d9148d960bb6442b2eceb607fc04515992d","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Add missing keywords for checker statements","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/bdad4d9148d960bb6442b2eceb607fc04515992d"},{"sha":"c8aa6ea6b6750eecdf2bfa8dc5767b9efb953c3f","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Fix while loop indent","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/c8aa6ea6b6750eecdf2bfa8dc5767b9efb953c3f"},{"sha":"aef1756de4300d42e55e1b1073b3939697effc8c","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Remove previous filetype detections assigned to supported files","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/aef1756de4300d42e55e1b1073b3939697effc8c"},{"sha":"426ebac0c3150b8349d3d9d7dba33c7801aaf2f6","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Use setfiletype function instead of setting filetype","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/426ebac0c3150b8349d3d9d7dba33c7801aaf2f6"},{"sha":"3adac6c288424bc34c3b3b858b25248461dd00d9","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Override matchit configuration with SystemVerilog keywords\n\nIn particular, support `ifndef/`elseif keywords added in Verilog 2001.","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/3adac6c288424bc34c3b3b858b25248461dd00d9"},{"sha":"ab2a62e0e650bcb9ba54e0ed770ebb43ee346e6e","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Cleanup header of files","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/ab2a62e0e650bcb9ba54e0ed770ebb43ee346e6e"},{"sha":"0d54b2d29d94ad85064397ac1d01f5c1b3404385","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Add generic method/function highlight\n\nAny word immediately followed by a parenthesis is considered a function/method.","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/0d54b2d29d94ad85064397ac1d01f5c1b3404385"},{"sha":"c878ed0f22e1895e3a154200752a71f85455d473","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Add extension .svh to file detection configuration","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/c878ed0f22e1895e3a154200752a71f85455d473"},{"sha":"016a7aac034c5f020e035f5c91b673df6aa75089","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Highlight verilog objects\n\nAny word followed by a \".\" or a \"::\" is highlighted with \"Type\" colors.","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/016a7aac034c5f020e035f5c91b673df6aa75089"},{"sha":"69e15d4ae1a71f91b0894020d6c51154374b312d","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Omni completion for Verilog/SystemVerilog\n\n* Completes instance/function/task port names and object contents according to\n  the tags found for the relevant module or class.\n* Tasks and functions are automatically suffixed with ().\n* Small test case included under test/.","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/69e15d4ae1a71f91b0894020d6c51154374b312d"},{"sha":"6d8bf23222b103f0703dc135d1d707d9e812884a","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Remove non-generic Verilog method syntax matches","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/6d8bf23222b103f0703dc135d1d707d9e812884a"},{"sha":"33584ad44953d82175dbb4023eeec08fee1b5f85","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Improve performance of object and method syntax highlight","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/33584ad44953d82175dbb4023eeec08fee1b5f85"},{"sha":"c29b466bb7044fde1ff0f1ada8bb3e2fd348b80e","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Implement Verilog/SystemVerilog syntax folding\n\nAt the moment only tasks, functions, covergroups and sequences are\nsupported.\n\nCopied all verilogStatement keywords from verilog.vim in order to remove the\nkeywords used for syntax start/end matches.","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/c29b466bb7044fde1ff0f1ada8bb3e2fd348b80e"},{"sha":"36a06e305de244ddc1858d78630c02beacd38b2b","author":{"email":"1c783bcb8ddce057036f6cb610d921d7db506cbf@gmail.com","name":"Vitor Antunes"},"message":"Indent after qualified function/task/class/package","distinct":false,"url":"https://api.github.com/repos/ghilton319/verilog_systemverilog.vim/commits/36a06e305de244ddc1858d78630c02beacd38b2b"}]}