{"push_id":908143921,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"4fc8dc024d1e5f8dcb3ea48165087ee849a34a63","before":"87c558938f02f6dfa913ac8715cb1d25428328a3","commits":[{"sha":"4fc8dc024d1e5f8dcb3ea48165087ee849a34a63","author":{"email":"686327c39efbedcad2a5c92c28e4d9e8e7ca4446@gmail.com","name":"5pipi"},"message":"Lab4_part2_version0.1_some problems left,but I'm considering a better structure ofthe counter clock partial;Otherwise , Altera and Modsim custom edition have some strange unmatch point","distinct":true,"url":"https://api.github.com/repos/6769/VHDL/commits/4fc8dc024d1e5f8dcb3ea48165087ee849a34a63"}]}