{"push_id":870561916,"size":2,"distinct_size":2,"ref":"refs/heads/master","head":"ee9f005b00fea1dff1726c727383faffe1e78ebb","before":"0baa59a25af8453310b7557938028f211cda4c9d","commits":[{"sha":"f74f88871b5c1f1aac01e38e111c9ab39fee405d","author":{"email":"f29b71c75b9b1809bf1104c7050a1d956a5cd26b@gmail.com","name":"Sahand Kashani-Akhavan"},"message":"[std_fifo] Added single-clock standard FIFO.\n\nShamelessly copied from http://www.deathbylogic.com/2013/07/vhdl-standard-fifo/\n\nFull credit to daniel@deathbylogic.com","distinct":true,"url":"https://api.github.com/repos/sahandKashani/HDL-IP-cores/commits/f74f88871b5c1f1aac01e38e111c9ab39fee405d"},{"sha":"ee9f005b00fea1dff1726c727383faffe1e78ebb","author":{"email":"f29b71c75b9b1809bf1104c7050a1d956a5cd26b@gmail.com","name":"Sahand Kashani-Akhavan"},"message":"[fwft_fifo] Added single-clock \"first word fall through\" FIFO.\n\nShamelessly copied from http://www.deathbylogic.com/2015/01/vhdl-first-word-fall-through-fifo/\n\nFull credit to daniel@deathbylogic.com","distinct":true,"url":"https://api.github.com/repos/sahandKashani/HDL-IP-cores/commits/ee9f005b00fea1dff1726c727383faffe1e78ebb"}]}