{"push_id":672629472,"size":9,"distinct_size":9,"ref":"refs/heads/sis3316","head":"b0a00e7cd6d0e2e4e9077a92d809de63c23a95c6","before":"982d2b3481efd334adb037d04b9a55dffc00c7ab","commits":[{"sha":"6c8327abd1ed71135188ff40c666ec3b8077bf92","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Added ReadableBit and WritableBit traits to MemRegister traits","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/6c8327abd1ed71135188ff40c666ec3b8077bf92"},{"sha":"852bae3d0b5ee5d23b911dac1fe430a729c9f6d5","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Removed unnecessary type parameter from BitSelection get-/setBits","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/852bae3d0b5ee5d23b911dac1fe430a729c9f6d5"},{"sha":"31192a6afa91fa48b13c87ca800694cbe5d83b44","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Added type specialization to io.memory","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/31192a6afa91fa48b13c87ca800694cbe5d83b44"},{"sha":"b43405c6fab3862bfa8a35be12b8ee9ba0fb4bdb","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Improvements and fixes for io.memory.MemRegion","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/b43405c6fab3862bfa8a35be12b8ee9ba0fb4bdb"},{"sha":"94310ec422b959c3b372839871c6cc4b977b4be5","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Added AbstractActorImpl\n\nWill allow to code behaviour usable in both typed and untyped actors","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/94310ec422b959c3b372839871c6cc4b977b4be5"},{"sha":"472e37ecd3977b79eccfa63bdd62322fd67884bb","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Added LocalECActorImpl","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/472e37ecd3977b79eccfa63bdd62322fd67884bb"},{"sha":"f5c60f6d80754b16da68c68834b49863da19e665","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Added VMEBusDummy","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/f5c60f6d80754b16da68c68834b49863da19e665"},{"sha":"25c43d5b045911c1ec8782dd7a24c2eaaeae6af9","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Added devices.RegisterMemoryDevice","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/25c43d5b045911c1ec8782dd7a24c2eaaeae6af9"},{"sha":"b0a00e7cd6d0e2e4e9077a92d809de63c23a95c6","author":{"email":"51e52d1ff9a58d36bdff3efaa103cf7aad3cc9ed@tu-dortmund.de","name":"Oliver Schulz"},"message":"Added SIS3316Memory","distinct":true,"url":"https://api.github.com/repos/oschulz/daqcore-scala/commits/b0a00e7cd6d0e2e4e9077a92d809de63c23a95c6"}]}