{"push_id":621383104,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"11f76ffdf45132fada733432fa7ff20fb784acaa","before":"394141f9e48a11ecee8560a45b48bca55199b4b1","commits":[{"sha":"11f76ffdf45132fada733432fa7ff20fb784acaa","author":{"email":"fffc2ad2c053875cb1ba1a974fa2d542e8c945af@sim-flow.com","name":"Daniel Jasiński"},"message":"Ported outletStabilised interpolation scheme","distinct":true,"url":"https://api.github.com/repos/Atizar/RapidCFD-dev/commits/11f76ffdf45132fada733432fa7ff20fb784acaa"}]}