{"forkee":{"id":46204680,"name":"VERILOG-Five-stage-32-bit-MIPS-processor","full_name":"HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor","owner":{"login":"HackLinux","id":4344718,"avatar_url":"https://avatars.githubusercontent.com/u/4344718?v=3","gravatar_id":"","url":"https://api.github.com/users/HackLinux","html_url":"https://github.com/HackLinux","followers_url":"https://api.github.com/users/HackLinux/followers","following_url":"https://api.github.com/users/HackLinux/following{/other_user}","gists_url":"https://api.github.com/users/HackLinux/gists{/gist_id}","starred_url":"https://api.github.com/users/HackLinux/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/HackLinux/subscriptions","organizations_url":"https://api.github.com/users/HackLinux/orgs","repos_url":"https://api.github.com/users/HackLinux/repos","events_url":"https://api.github.com/users/HackLinux/events{/privacy}","received_events_url":"https://api.github.com/users/HackLinux/received_events","type":"User","site_admin":false},"private":false,"html_url":"https://github.com/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor","description":"Design & Implementation of a balanced five stage pipelined MIPS Processor ensuring improved performance using pipelining & hazard control methods  Tools and Languages: Synopsys Verilog Compiler Simulator (VCS), Synopsys Design Vision, Verilog","fork":true,"url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor","forks_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/forks","keys_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/keys{/key_id}","collaborators_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/collaborators{/collaborator}","teams_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/teams","hooks_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/hooks","issue_events_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/issues/events{/number}","events_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/events","assignees_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/assignees{/user}","branches_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/branches{/branch}","tags_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/tags","blobs_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/git/blobs{/sha}","git_tags_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/git/tags{/sha}","git_refs_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/git/refs{/sha}","trees_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/git/trees{/sha}","statuses_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/statuses/{sha}","languages_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/languages","stargazers_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/stargazers","contributors_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/contributors","subscribers_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/subscribers","subscription_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/subscription","commits_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/commits{/sha}","git_commits_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/git/commits{/sha}","comments_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/comments{/number}","issue_comment_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/issues/comments{/number}","contents_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/contents/{+path}","compare_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/compare/{base}...{head}","merges_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/merges","archive_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/{archive_format}{/ref}","downloads_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/downloads","issues_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/issues{/number}","pulls_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/pulls{/number}","milestones_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/milestones{/number}","notifications_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/notifications{?since,all,participating}","labels_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/labels{/name}","releases_url":"https://api.github.com/repos/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor/releases{/id}","created_at":"2015-11-15T04:43:17Z","updated_at":"2015-09-21T19:25:22Z","pushed_at":"2015-09-21T19:26:44Z","git_url":"git://github.com/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor.git","ssh_url":"git@github.com:HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor.git","clone_url":"https://github.com/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor.git","svn_url":"https://github.com/HackLinux/VERILOG-Five-stage-32-bit-MIPS-processor","homepage":null,"size":144,"stargazers_count":0,"watchers_count":0,"language":null,"has_issues":false,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":0,"mirror_url":null,"open_issues_count":0,"forks":0,"open_issues":0,"watchers":0,"default_branch":"master","public":true}}