{"push_id":885698871,"size":9,"distinct_size":9,"ref":"refs/heads/arc-7.10","head":"1809765ce2ae5a35c4cdc9ff4748b851a6d2d182","before":"e48e1396d1abd87c62fe5a43a41c1ef1c4ed1c9b","commits":[{"sha":"7f1856374f83c100a0d546d97624de6e5ef79445","author":{"email":"6d46fa21eecc5e9fc7d28ab2b113a82bcda0d8ca@synopsys.com","name":"Anton Kolesov"},"message":"arc: gdb-7.10: Update zlib handling\n\nFix linkage error introduced with upstream change:\n\ncommit aadc9410ba24ecf777fcc515afda69ef94d74248\nAuthor: Mike Frysinger <vapier@gentoo.org>\nDate:   Tue Mar 31 23:32:49 2015 -0400\n\n    sim: update zlib handling\n\n    With zlib being mandatory, and the updated m4 configs, we need to regen\n    and use the new settings w/bfd to avoid linkage errors.\n\nSigned-off-by: Anton Kolesov <Anton.Kolesov@synopsys.com>","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/7f1856374f83c100a0d546d97624de6e5ef79445"},{"sha":"63e09e471e900a3b480a836db03ffadb3a379a7e","author":{"email":"6d46fa21eecc5e9fc7d28ab2b113a82bcda0d8ca@synopsys.com","name":"Anton Kolesov"},"message":"arc: gdb-7.10: Fix link breakage due to missing sim-cpu.o\n\nWith changes in upstream SIM it is now required to include sim-cpu.o in the\nfinal application.\n\nSigned-off-by: Anton Kolesov <Anton.Kolesov@synopsys.com>","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/63e09e471e900a3b480a836db03ffadb3a379a7e"},{"sha":"b6c431ac525dc1cb047503fecdc07730b7122b36","author":{"email":"fcfc02377ad792c226278957e074570312cb0c82@synopsys.com","name":"Claudiu Zissulescu"},"message":"Check to see if the input BFD actually contains any sections.\n\n(cherry picked from commit a65b844aed9153789356e098984452df2f5d9058)","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/b6c431ac525dc1cb047503fecdc07730b7122b36"},{"sha":"020e264b3202abb4b1151be4b9c3855d188de2bc","author":{"email":"af669d95a4c0de051445d4cafdbb2c5c4a2838be@synopsys.com","name":"Vineet Gupta"},"message":"Fix disassembly of prealloc\n\nFor reference:\n\n  PREFETCH<.aa>  [b,c] 0010 0bbb aa11 0RR0 0BBB CCCC CC11 1110\n\n  PREFETCHW<.aa> [b,c] 0010 0bbb aa11 0RR0 1BBB CCCC CC11 1110\n\n  PREALLOC<.aa>  [b,c] 0010 0bbb aa11 0RR1 0BBB CCCC CC11 1110\n\nSigned-off-by: Vineet Gupta <vgupta@synopsys.com>\nSigned-off-by: Claudiu Zissulescu <claziss@synopsys.com>\n(cherry picked from commit e1a59bb99fbf8dccd480c9f838a732b67f52ad7c)","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/020e264b3202abb4b1151be4b9c3855d188de2bc"},{"sha":"192a494eba1f3832bef1694439fade8eeba301c2","author":{"email":"af669d95a4c0de051445d4cafdbb2c5c4a2838be@synopsys.com","name":"Vineet Gupta"},"message":"Support disassembly of LLOCKD, SCONDD (64 bit exclusive load/store)\n\nLLOCK<.di>  b,[c] 0010 0bbb 0010 1111 DBBB CCCC CC01 0000\nSCOND<.di>  b,[c] 0010 0bbb 0010 1111 DBBB CCCC CC01 0001\n\nLLOCKD<.di> b,[c] 0010 0bbb 0010 1111 DBBB CCCC CC01 0010\nSCONDD<.di> b,[c] 0010 0bbb 0010 1111 DBBB CCCC CC01 0011\n\nSigned-off-by: Vineet Gupta <vgupta@synopsys.com>\nSigned-off-by: Claudiu Zissulescu <claziss@synopsys.com>\n(cherry picked from commit bb405fbd79ad97c501c314ecaaaf9e4e2eae20ca)","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/192a494eba1f3832bef1694439fade8eeba301c2"},{"sha":"6ee01caaef37f030d296985c331f9fed1bd46356","author":{"email":"af669d95a4c0de051445d4cafdbb2c5c4a2838be@synopsys.com","name":"Vineet Gupta"},"message":"gas: Handle LLOCKD/SCOND\n\nSigned-off-by: Vineet Gupta <vgupta@synopsys.com>\nSigned-off-by: Claudiu Zissulescu <claziss@synopsys.com>\n(cherry picked from commit dabc7260f7b7267658e1bbf8ce5765fc27136a58)","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/6ee01caaef37f030d296985c331f9fed1bd46356"},{"sha":"a379fad7fab8e4c0fbe2b7e501b16ad59ac8c481","author":{"email":"fcfc02377ad792c226278957e074570312cb0c82@synopsys.com","name":"Claudiu Zissulescu"},"message":"Fix llockd encoding\n\n(cherry picked from commit 251bdddd5be0d2fbad66699babb24ec7ad596231)","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/a379fad7fab8e4c0fbe2b7e501b16ad59ac8c481"},{"sha":"5d9a4362d0a4248a606f3ded2860ce73b1facc6a","author":{"email":"fcfc02377ad792c226278957e074570312cb0c82@synopsys.com","name":"Claudiu Zissulescu"},"message":"Test the entire object if it contains only data sections.\n\n(cherry picked from commit 5df50c61083165455aae5504c5c3566fa5ccebb1)","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/5d9a4362d0a4248a606f3ded2860ce73b1facc6a"},{"sha":"1809765ce2ae5a35c4cdc9ff4748b851a6d2d182","author":{"email":"6d46fa21eecc5e9fc7d28ab2b113a82bcda0d8ca@synopsys.com","name":"Anton Kolesov"},"message":"arc: gdb-7.10: Rename tconfig.in to tconfig.h\n\nThis is similiar to upstream commit\n\n    ae7d0ca sim: rename tconfig.in to tconfig.h\n\nWithout this patch it is not possible to build CGEN for ARC, because\ntconfig.{in,h} is not used and requried defines are omitted.\n\nSigned-off-by: Anton Kolesov <Anton.Kolesov@synopsys.com>","distinct":true,"url":"https://api.github.com/repos/foss-for-synopsys-dwc-arc-processors/binutils-gdb/commits/1809765ce2ae5a35c4cdc9ff4748b851a6d2d182"}]}