{"push_id":756813841,"size":3,"distinct_size":3,"ref":"refs/heads/rebase_spice4qucs","head":"83ddb4f4fc11c5ccf01872a5c7b2cb1d31716dc4","before":"41206f373907c3df6e37887a6fb2391c97cf9607","commits":[{"sha":"e9587c6a96cab7a19a16e04e566e8c9a2e1dd45a","author":{"email":"07c2930e4250a8b12f42b01daef7911a7362d746@yahoo.co.uk","name":"MikeBrinson"},"message":"Added thermal noise current to resistors in Verilog-A synthesised modules.","distinct":true,"url":"https://api.github.com/repos/ra3xdh/qucs/commits/e9587c6a96cab7a19a16e04e566e8c9a2e1dd45a"},{"sha":"73244e7516f62d54a256b14fbbafc408d04ed8f6","author":{"email":"4071fce63cae3a9099f8bfa7f8faa4464358ff2c@gmail.com","name":"Vadim Kuznetzov"},"message":"Formatted code and removed unnecessary convertions in resistor.cpp","distinct":true,"url":"https://api.github.com/repos/ra3xdh/qucs/commits/73244e7516f62d54a256b14fbbafc408d04ed8f6"},{"sha":"83ddb4f4fc11c5ccf01872a5c7b2cb1d31716dc4","author":{"email":"4071fce63cae3a9099f8bfa7f8faa4464358ff2c@gmail.com","name":"Vadim Kuznetzov"},"message":"Fixed different bugs:\n\n1. No log at empty simulation list for Xyce. Added error message\n2. Ignoring of disabled (red cross) equations in Verilog-A modules\nbuilder","distinct":true,"url":"https://api.github.com/repos/ra3xdh/qucs/commits/83ddb4f4fc11c5ccf01872a5c7b2cb1d31716dc4"}]}