{"push_id":896032998,"size":102,"distinct_size":102,"ref":"refs/heads/master","head":"b310704b133d191cf5617b62600a3d57a4fa79ac","before":"01654c4941dcf2447b293500ef34ca9c299ee8f0","commits":[{"sha":"0239b7553bd7dc0071475e9bf63effa983690666","author":{"email":"af4b1a06dcc93e086b35435d5654eb2aff59399a@redking.me.uk","name":"Simon Pilgrim"},"message":"[X86][AVX] Added tests to load+broadcast non-zero'th vector elements\n\nBaseline for an upcoming patch for PR23022\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254898 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/0239b7553bd7dc0071475e9bf63effa983690666"},{"sha":"8205637a28004f0cb652634f13a154006e187c12","author":{"email":"f0ffa6f967f90214e3dddd44a9618a10ee27acfa@arm.com","name":"Bradley Smith"},"message":"[ARM] Flag vcvt{t,b} with an f16 type specifier as part of the FP16 extension\n\nAdditionally correct the Cortex-R7 definition to allow the FP16 feature.\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254900 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/8205637a28004f0cb652634f13a154006e187c12"},{"sha":"5c239f408dd6152787aac57f38ab16e5e1d0c94f","author":{"email":"2763dbfa3952a1271604c203a0b2076cfe967411@intel.com","name":"Marina Yatsina"},"message":"[X86]  Adding support for FWORD type for MS inline asm\n\nAdding support for FWORD type for MS inline asm.\n\nDifferential Revision: http://reviews.llvm.org/D15268\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254904 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/5c239f408dd6152787aac57f38ab16e5e1d0c94f"},{"sha":"fbb911506eb0aeca8a269d0fa80ac279d932b44f","author":{"email":"bcb35893aada1f4978d895e8692c1754411c1863@intel.com","name":"Asaf Badouh"},"message":"[avx512] rename gcc intrinsics to be align with gcc format\nrename the gcc intrinsics suffix : _mask ->_round\n\nDifferential Revision: http://reviews.llvm.org/D15285\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254905 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/fbb911506eb0aeca8a269d0fa80ac279d932b44f"},{"sha":"35ecd26675997eeb0954dfb0edffb4ce85cf20f1","author":{"email":"6b31706989f3cf9466bfddbf48eab0c43e646ba8@gmail.com","name":"Rafael Espindola"},"message":"Change how the linker handles the old llvm.global_ctors.\n\nNow instead of changing it to the new format and then linking, it just\nhandles the old format while copying it over.\n\nThe main differences are:\n\n* There is no rauw in the source module.\n* An old format input is always upgraded.\n\nThe first item helps with having a sane API that passes in a GV list to\nthe linker.\n\nThe second one is a small step in deprecating the old format.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254907 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/35ecd26675997eeb0954dfb0edffb4ce85cf20f1"},{"sha":"eea645e49f194c23d90a465967cee1561cc997ea","author":{"email":"bce72489011e5753569f2110bd524579066fa193@intel.com","name":"Igor Breger"},"message":"AVX-512: implement kunpck intrinsics.\n\nDifferential Revision: http://reviews.llvm.org/D14821\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254908 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/eea645e49f194c23d90a465967cee1561cc997ea"},{"sha":"b06ff9b1e1a0e4e9b3a135efd2803424db3a2abf","author":{"email":"92f0075cc843baaa8e5be141782d35ca2fb90d2d@intel.com","name":"Elena Demikhovsky"},"message":"AVX-512: Fixed masked load / store instruction selection for KNL.\n\nPatterns were missing for KNL target for <8 x i32>, <8 x float> masked load/store.\n\nThis intrinsic comes with all legal types:\n<8 x float> @llvm.masked.load.v8f32(<8 x float>* %addr, i32 align, <8 x i1> %mask, <8 x float> %passThru),\nbut still requires lowering, because VMASKMOVPS, VMASKMOVDQU32 work with 512-bit vectors only.\n\nAll data operands should be widened to 512-bit vector.\nThe mask operand should be widened to v16i1 with zeroes.\n\nDifferential Revision: http://reviews.llvm.org/D15265\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254909 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/b06ff9b1e1a0e4e9b3a135efd2803424db3a2abf"},{"sha":"0284291aa161a26a07c1da135ad34596672dd79a","author":{"email":"157f0aa387af74e0e19b139f9b56b9a20fc05454@imgtec.com","name":"Daniel Sanders"},"message":"[mips][ias] Removed DSP/DSPr2 instructions from base architecture valid-xfail.s's.\n\nSummary:\nvalid-xfail.s is for instructions that should be valid in the given ISA but\nincorrectly fail. DSP/DSPr2 instructions are correct to fail since DSP/DSPr2 is\nnot enabled.\n\nReviewers: vkalintiris\n\nSubscribers: dsanders, llvm-commits\n\nDifferential Revision: http://reviews.llvm.org/D15072\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254911 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/0284291aa161a26a07c1da135ad34596672dd79a"},{"sha":"fad998fc360e9d7140354e14ef71de8426446ead","author":{"email":"d29226cc6185f673948cb400b44d41d3bcf8b2f1@arm.com","name":"Artyom Skrobov"},"message":"[ARM] Generate ABI_optimization_goals build attribute, as described in the ARM ARM.\n\nSummary: This reverts r254234, and adds a simple fix for the annoying case of use-after-free.\n\nReviewers: rengolin\n\nSubscribers: aemerson, llvm-commits, rengolin\n\nDifferential Revision: http://reviews.llvm.org/D15236\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254912 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/fad998fc360e9d7140354e14ef71de8426446ead"},{"sha":"3b45f263c3669c65a76f7033ee24093a9870cfcf","author":{"email":"92f0075cc843baaa8e5be141782d35ca2fb90d2d@intel.com","name":"Elena Demikhovsky"},"message":"VX-512: Fixed a bug in FP logic operation lowering\n\nFP logic instructions are supported in DQ extension on AVX-512 target.\nI use integer operations instead.\nAdded tests.\nI also enabled FABS in this patch in order to check ANDPS.\nThe operations are FOR, FXOR, FAND, FANDN.\nThe instructions, that supported for 512-bit vector under DQ are:\nVORPS/PD, VXORPS/PD, VANDPS/PD, FANDNPS/PD.\n\nDifferential Revision: http://reviews.llvm.org/D15110\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254913 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/3b45f263c3669c65a76f7033ee24093a9870cfcf"},{"sha":"fda49fdbc8fadb4d3fdf839da37d8543085eb738","author":{"email":"25199b71953b1ae8370658789972819bf995cdd9@google.com","name":"Teresa Johnson"},"message":"[ThinLTO] Support cloning of temporary DILocation metadata\n\nThis is needed to support linking of module-level metadata as a\npostpass after function importing, where we will be leaving temporary\nmetadata on imported instructions until the postpass metadata import.\n\nAlso added unittest. Split from D14838.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254914 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/fda49fdbc8fadb4d3fdf839da37d8543085eb738"},{"sha":"c4724f60d7d2d5bbea55e60e5711f2ed5f3ec6ce","author":{"email":"5a7a6a189b47cd31d24667a751e4003cd04eced5@aaronballman.com","name":"Aaron Ballman"},"message":"Silence all C4592 warnings with MSVC 2015 Update 1. This warning produces false positives that Microsoft says will be fixed in Update 2. Until this produces reliable diagnostics, it is safe to disable the diagnostic -- the compiler is not doing anything different than it previously did aside from issuing the diagnostic.\n\n(Note, this silences at least one false positive in LLVM with FeatureBitset uses.)\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254915 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/c4724f60d7d2d5bbea55e60e5711f2ed5f3ec6ce"},{"sha":"7218e37dabb5cc8b3b61b08cbaf0da49da65a479","author":{"email":"6b31706989f3cf9466bfddbf48eab0c43e646ba8@gmail.com","name":"Rafael Espindola"},"message":"Simplify test.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254916 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/7218e37dabb5cc8b3b61b08cbaf0da49da65a479"},{"sha":"0178d23ade9b549a91e3409dd15833ea8a451cb4","author":{"email":"6b31706989f3cf9466bfddbf48eab0c43e646ba8@gmail.com","name":"Rafael Espindola"},"message":"Link declaration lazily.\n\nWe already linked available_externally and linkonce lazily, this just\nadds declarations to the list.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254917 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/0178d23ade9b549a91e3409dd15833ea8a451cb4"},{"sha":"07b637e04d1e88688c2456da1bd02eef08682cf7","author":{"email":"74486463aa8344ad78208a26153a7177f8db5983@gmail.com","name":"Lang Hames"},"message":"[Orc] Removing traces of takeOwnershipOfBuffers left after r251560.\n\nPatch by Joshua Gerrard. Thanks Joshua!\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254919 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/07b637e04d1e88688c2456da1bd02eef08682cf7"},{"sha":"bd58adf18d5a517be128887b57b67bd3ea976456","author":{"email":"4a8dfeb3a1c6b90c15fd5a5a91e8e25ea46ffe0b@rotateright.com","name":"Sanjay Patel"},"message":"Tighten checks so we can see existing codegen \n\nThe 2-element vector case shows a surprising bug: we failed to\neliminate ops on undefs, so there are 4 fmax calls even though\nthere can only be 2 valid elements in the inputs.\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254920 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/bd58adf18d5a517be128887b57b67bd3ea976456"},{"sha":"f8a6223dd008c680193a723e685acbe46ea61836","author":{"email":"05f726f834638679f776bde9b9fcd7e9d7242de5@gmail.com","name":"David Blaikie"},"message":"[llvm-dwp] Restructure inputs for test case so they're all grouped together\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254922 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/f8a6223dd008c680193a723e685acbe46ea61836"},{"sha":"55aaa984cb3318df455b998f362646bf72414e10","author":{"email":"4808210bfeb114024e0130f942a1d76ec9765331@codeaurora.org","name":"Ron Lieberman"},"message":"[Hexagon] Adding v60 test, vasr in particular.\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254923 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/55aaa984cb3318df455b998f362646bf72414e10"},{"sha":"fbee4fa427e8b0959a95654924714449c7e076ba","author":{"email":"4a8dfeb3a1c6b90c15fd5a5a91e8e25ea46ffe0b@rotateright.com","name":"Sanjay Patel"},"message":"remove redundant check: optForSize() includes a check for the minsize attribute; NFCI\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254925 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/fbee4fa427e8b0959a95654924714449c7e076ba"},{"sha":"5d0d98f6ec23fc83ec1b4f0816bcba9d393db1c4","author":{"email":"25199b71953b1ae8370658789972819bf995cdd9@google.com","name":"Teresa Johnson"},"message":"[ThinLTO] Support for specifying function index from pass manager\n\nSummary:\nAdd a field on the PassManagerBuilder that clang or gold can use to pass\ndown a pointer to the function index in memory to use for importing when\nthe ThinLTO backend is triggered. Add support to supply this to the\nfunction import pass.\n\nReviewers: joker.eph, dexonsmith\n\nSubscribers: davidxl, llvm-commits, joker.eph\n\nDifferential Revision: http://reviews.llvm.org/D15024\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@254926 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/Microsoft/llvm/commits/5d0d98f6ec23fc83ec1b4f0816bcba9d393db1c4"}]}