{"push_id":613144179,"size":2,"distinct_size":2,"ref":"refs/heads/master","head":"653c4a4d67151221a86dcfe2f8a14a5b493e6276","before":"ccff8197a60f7dd13f66a0c19e7e54d9d63d61dd","commits":[{"sha":"b921ab67474f99d27f15b8d8a4feb1c0415024e7","author":{"email":"4b237fc2b3eae9e3830d98bce494d18923e4a8e1@berkeley.edu","name":"Jim Lawson"},"message":"Merge in VerilogMultiModule tests from mimverilog374.","distinct":true,"url":"https://api.github.com/repos/ucb-bar/chisel/commits/b921ab67474f99d27f15b8d8a4feb1c0415024e7"},{"sha":"653c4a4d67151221a86dcfe2f8a14a5b493e6276","author":{"email":"4b237fc2b3eae9e3830d98bce494d18923e4a8e1@berkeley.edu","name":"Jim Lawson"},"message":"Add missing newline at EOF.","distinct":true,"url":"https://api.github.com/repos/ucb-bar/chisel/commits/653c4a4d67151221a86dcfe2f8a14a5b493e6276"}]}