{"push_id":620819422,"size":2,"distinct_size":2,"ref":"refs/heads/master","head":"fbb806b1023f7b56987fba36aafd6afdd7356081","before":"8c87094e1e3e71da5a0c0e497c5b82a47591d4ca","commits":[{"sha":"4a3be13b65f21c6316b13ea20654fc9d7ce00ecf","author":{"email":"7f7e1535bcd10fa942d56a3436533af20f33203f@gmail.com","name":"Yuxuan Shui"},"message":"Finish previous WIP\n\nAlso use OrderedDict instead of set in Registers, to make the register\nallocation more predictable.","distinct":true,"url":"https://api.github.com/repos/yshui/protoplasm/commits/4a3be13b65f21c6316b13ea20654fc9d7ce00ecf"},{"sha":"fbb806b1023f7b56987fba36aafd6afdd7356081","author":{"email":"7f7e1535bcd10fa942d56a3436533af20f33203f@gmail.com","name":"Yuxuan Shui"},"message":"log: Switch to logging module\n\nNow message from different transform passes is logged into differnet\nfiles, helps debugging.","distinct":true,"url":"https://api.github.com/repos/yshui/protoplasm/commits/fbb806b1023f7b56987fba36aafd6afdd7356081"}]}