{"push_id":805253262,"size":61,"distinct_size":61,"ref":"refs/heads/master","head":"eb8e6d73f16dadb6548a70360f5c48794d32427d","before":"71ed106edc8586df0d8f4e30543208e662dd5e5a","commits":[{"sha":"ba2d2115688a4a6bad6ca542af1e339ce19a9d93","author":{"email":"84b503db6d985a7240515b02455e8dc027cb5b7d@FreeBSD.org","name":"mav"},"message":"Remove some control_softc references.","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/ba2d2115688a4a6bad6ca542af1e339ce19a9d93"},{"sha":"97cc39b53eaeeda8795d91a029ec20e4cf635588","author":{"email":"cf69e193eefc00c7044b3358e92bad6cd03457cf@FreeBSD.org","name":"phk"},"message":"Fix two cases where \"const\" were washed off pointers with strchr(3)","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/97cc39b53eaeeda8795d91a029ec20e4cf635588"},{"sha":"e36a0596e3208107fdfa5165a5a222aed39c028a","author":{"email":"84b503db6d985a7240515b02455e8dc027cb5b7d@FreeBSD.org","name":"mav"},"message":"Make HA handle datamove and done in a universal way, using port methods.\n\nNow from primary node point of view requests transferred from secondary\nnode should look almost normal and always have valid port.","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/e36a0596e3208107fdfa5165a5a222aed39c028a"},{"sha":"87240643a5d82293f88fb5f502fc9987199b90e5","author":{"email":"84b503db6d985a7240515b02455e8dc027cb5b7d@FreeBSD.org","name":"mav"},"message":"Collect DMA statistics on secondary HA node.","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/87240643a5d82293f88fb5f502fc9987199b90e5"},{"sha":"dc7c5180b5ec847963c61423d1b49da1ada833eb","author":{"email":"84b503db6d985a7240515b02455e8dc027cb5b7d@FreeBSD.org","name":"mav"},"message":"Switch I/O time accounting from system time to uptime.\n\nWhile there, make num_dmas accounted independently of CTL_TIME_IO.","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/dc7c5180b5ec847963c61423d1b49da1ada833eb"},{"sha":"a20643c9c7a0c2d2eea66d084dcb051eb135277c","author":{"email":"67150a9dcf8948cde92f2ba91d8ada0d3335c521@FreeBSD.org","name":"kib"},"message":"Use per-cpu values for base and last in tc_cpu_ticks().  The values\nare updated lockess, different CPUs write its own view of timecounter\nstate.  The critical section is done for safety, callers of\ntc_cpu_ticks() are supposed to already enter critical section, or to\nown a spinlock.\n\nThe change fixes sporadical reports of too high values reported for\nthe (W)CPU on platforms that do not provide cpu ticker and use\ntc_cpu_ticks(), in particular, arm*.\n\nDiagnosed and reviewed by:\tjhb\nSponsored by:\tThe FreeBSD Foundation\nMFC after:\t1 week","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/a20643c9c7a0c2d2eea66d084dcb051eb135277c"},{"sha":"f7e72c1e37ef0aea682df3656e52629e98883206","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Add clock framework","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/f7e72c1e37ef0aea682df3656e52629e98883206"},{"sha":"670ee9f67ea4ecf5f359a6c99eef23bc6f4e35aa","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Fix Nvidia Jetson-TK1 device tree definition","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/670ee9f67ea4ecf5f359a6c99eef23bc6f4e35aa"},{"sha":"4dd16dbc6bb78a53f43cc7215b9f17c056500afe","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Initial NVIDIA Jetson-TK1 support","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/4dd16dbc6bb78a53f43cc7215b9f17c056500afe"},{"sha":"8216b268b0b44f591ba6b3e261ce3059ca33f08a","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Add preliminary clock infrastructure","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/8216b268b0b44f591ba6b3e261ce3059ca33f08a"},{"sha":"3493a950e0930a41f44c862946eef57ac91309b3","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Add UART driver","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/3493a950e0930a41f44c862946eef57ac91309b3"},{"sha":"e5b59ff4becd6edcacfa884891c9fbaa09238c5e","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Add SHDCI driver","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/e5b59ff4becd6edcacfa884891c9fbaa09238c5e"},{"sha":"d7c32f7073a803ca1d3efb8de196ea20e8b1d4c4","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"GIC: ignore invalid/unsupported interrupt configuration.\nSome vendor .dts (tegra124.dts for example) requests invalid polarity for system timer interrupts.\nIgnore (but report) this invalid polarity and continue with INTR_TRIGGER_CONFORM.","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/d7c32f7073a803ca1d3efb8de196ea20e8b1d4c4"},{"sha":"e8bf560f3f8497ae466db0782af06651100f929c","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Add pinmux driver","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/e8bf560f3f8497ae466db0782af06651100f929c"},{"sha":"59ea2749a553781554bf2ff09dbce2e42fbe2d41","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Add gpio driver","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/59ea2749a553781554bf2ff09dbce2e42fbe2d41"},{"sha":"8aa283f55705611ac117da3fa9e3cd0c383dc74d","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Update tegra124 device tree files","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/8aa283f55705611ac117da3fa9e3cd0c383dc74d"},{"sha":"753b598b1fcc556f9c6475f782e84a816e319176","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Add helper function for parsing standard lists","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/753b598b1fcc556f9c6475f782e84a816e319176"},{"sha":"f48bdf6d9ac7d2b32d2a067117059b3f6e6ca38e","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Implement simple fdt_reset controller","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/f48bdf6d9ac7d2b32d2a067117059b3f6e6ca38e"},{"sha":"0f666e501a2870b0aed0900074358e3f76a57406","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Implement reset controller","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/0f666e501a2870b0aed0900074358e3f76a57406"},{"sha":"87b28fc487ec227ba23a2ad8139deddb93a78888","author":{"email":"25a9b0e7106dc4a55ceb4bd4a968a66911b1757f@users.noreply.github.com","name":"Michal Meloun"},"message":"Implement FDT PHY interface","distinct":true,"url":"https://api.github.com/repos/strejda/tegra/commits/87b28fc487ec227ba23a2ad8139deddb93a78888"}]}