{"push_id":575368904,"size":12,"distinct_size":12,"ref":"refs/heads/master","head":"12624ed214d9d7305ddebc38304fec4987e1b4f6","before":"b62e80f556f96a011ab8d45b3ed385b40f8d1b30","commits":[{"sha":"428e6b5600fb6ed3ea62654f5c096d5003821f25","author":{"email":"8eec7bc461808e0b8a28783d0bec1a3a22eb0821@techno.ms","name":"HrRossi"},"message":"AMS: bugfix ADC reads all 0 after GPIO write\n\nAdded a clock bridge module to the sysbus connection to properly synchronize\nregister accesses to the adc_clk domain from the sys_clk domain. This avoids\na malfunction in the ADC sample registers which made them read constant 0.","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/428e6b5600fb6ed3ea62654f5c096d5003821f25"},{"sha":"a65d2e1e9c4ad25ceed6224fa5c2797d1ca6c396","author":{"email":"12118775d8510b1242e34db2a327719ba2303c80@MatejO-HP","name":"Matej Oblak"},"message":"Added AXI master.","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/a65d2e1e9c4ad25ceed6224fa5c2797d1ca6c396"},{"sha":"dc9a5a1ffb0144ba216199709022b4e3cb41acd0","author":{"email":"12118775d8510b1242e34db2a327719ba2303c80@MatejO-HP","name":"Matej Oblak"},"message":"HP0 and HP1 enabled and connected.","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/dc9a5a1ffb0144ba216199709022b4e3cb41acd0"},{"sha":"51a4e68724372b1b6c499a8219068acbd58befba","author":{"email":"12118775d8510b1242e34db2a327719ba2303c80@MatejO-HP","name":"Matej Oblak"},"message":"Merge branch 'master' of https://github.com/RedPitaya/RedPitaya","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/51a4e68724372b1b6c499a8219068acbd58befba"},{"sha":"286579b9d582e75e3e7be946cde95dc1246180d7","author":{"email":"12118775d8510b1242e34db2a327719ba2303c80@MatejO-HP","name":"Matej Oblak"},"message":"Reset BD build.","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/286579b9d582e75e3e7be946cde95dc1246180d7"},{"sha":"f1bbcfcdfd89e26a64f91a656b35a3adfddcb41c","author":{"email":"12118775d8510b1242e34db2a327719ba2303c80@MatejO-HP","name":"Matej Oblak"},"message":"AXI master documented.","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/f1bbcfcdfd89e26a64f91a656b35a3adfddcb41c"},{"sha":"abbc2fb876cd6ef15870e4889546fefa6c3a9b10","author":{"email":"ed1deef24797029ce6279c758f17e27963d6cf47@gmail.com","name":"Aljoša"},"message":"Added SDK folder","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/abbc2fb876cd6ef15870e4889546fefa6c3a9b10"},{"sha":"96f77089c5eda12e6140fe9e0e41514eef0f9ccb","author":{"email":"ed1deef24797029ce6279c758f17e27963d6cf47@gmail.com","name":"Aljoša"},"message":"Make files: Build SDK from library","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/96f77089c5eda12e6140fe9e0e41514eef0f9ccb"},{"sha":"051e594926cf59a25b29649aab98e9b9739dd8ef","author":{"email":"ed1deef24797029ce6279c758f17e27963d6cf47@gmail.com","name":"Aljoša"},"message":"Make file: added missing variable","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/051e594926cf59a25b29649aab98e9b9739dd8ef"},{"sha":"e0ae6b89530b31efb639e755b2f8d9812b2995ef","author":{"email":"ed1deef24797029ce6279c758f17e27963d6cf47@gmail.com","name":"Aljoša"},"message":"Added sdk build to default build rule","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/e0ae6b89530b31efb639e755b2f8d9812b2995ef"},{"sha":"8471377fd1f47d7a5cbb008162169c363b5394b4","author":{"email":"ed1deef24797029ce6279c758f17e27963d6cf47@gmail.com","name":"Aljoša"},"message":"New library with working generate burst","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/8471377fd1f47d7a5cbb008162169c363b5394b4"},{"sha":"12624ed214d9d7305ddebc38304fec4987e1b4f6","author":{"email":"ed1deef24797029ce6279c758f17e27963d6cf47@gmail.com","name":"Aljoša"},"message":"Added scpi-server","distinct":true,"url":"https://api.github.com/repos/HrRossi/RedPitaya/commits/12624ed214d9d7305ddebc38304fec4987e1b4f6"}]}