{"push_id":702155047,"size":1,"distinct_size":1,"ref":"refs/heads/riscv32-cpu","head":"e1fa516fabb28988c6d09ce8b40bbec8cce00f35","before":"7eff3a8d346cfdf6d4486f3c1db283c69fc8705a","commits":[{"sha":"e1fa516fabb28988c6d09ce8b40bbec8cce00f35","author":{"email":"1a064c2b13609184132b0a218d8af3a766db4e3e@gmail.com","name":"Murphy Berzish"},"message":"execute MUL, DIV, REM and variants","distinct":true,"url":"https://api.github.com/repos/mtrberzi/ssi/commits/e1fa516fabb28988c6d09ce8b40bbec8cce00f35"}]}