{"push_id":891173707,"size":5,"distinct_size":5,"ref":"refs/heads/travis-master","head":"d18caea0b6ee0d07912856d1b557aa89d40105d8","before":"0e5e31cfb7bd60b4f6ca2bbb91ab83fbabfd3485","commits":[{"sha":"1a1d11fa32ba043d22995d28cbc039cfa5f3cc46","author":{"email":"9dc5061f178bb11813e14f1ed02ba27eaf21fa5d@users.sourceforge.net","name":"Paul Sokolovsky"},"message":"py/modsys: Implement sys.modules.\n\nThis for example will allow people to reload modules which didn't load\nsuccessfully (e.g. due to syntax error).","distinct":true,"url":"https://api.github.com/repos/dhylands/micropython/commits/1a1d11fa32ba043d22995d28cbc039cfa5f3cc46"},{"sha":"54a1d9ecb79608abe3386347b46834f79be20fab","author":{"email":"9dc5061f178bb11813e14f1ed02ba27eaf21fa5d@users.sourceforge.net","name":"Paul Sokolovsky"},"message":"tests/extra_coverage: Update for sys.modules addition.","distinct":true,"url":"https://api.github.com/repos/dhylands/micropython/commits/54a1d9ecb79608abe3386347b46834f79be20fab"},{"sha":"c03dd3b2f94370b9126dfb1bcd5429beb4b6e76d","author":{"email":"fb26288f4295a975bdd798ada0b8b145a18e689d@hotmail.com","name":"Ryan Shaw"},"message":"stmhal: Fix uart off by 1 circular buffer size.","distinct":true,"url":"https://api.github.com/repos/dhylands/micropython/commits/c03dd3b2f94370b9126dfb1bcd5429beb4b6e76d"},{"sha":"f2d532c4040ebf2aab96da1e8905433d140998e9","author":{"email":"9dc5061f178bb11813e14f1ed02ba27eaf21fa5d@users.sourceforge.net","name":"Paul Sokolovsky"},"message":"py/modsys: Use MP_ROM_PTR() initializer for sys.modules.\n\nBased on similar usage for sys.argv/sys.path.","distinct":true,"url":"https://api.github.com/repos/dhylands/micropython/commits/f2d532c4040ebf2aab96da1e8905433d140998e9"},{"sha":"d18caea0b6ee0d07912856d1b557aa89d40105d8","author":{"email":"22a91e466e73409ad48dbeb38dbdc8c811f802b1@gmail.com","name":"Dave Hylands"},"message":"Added .travis.yml for travis-master branch","distinct":true,"url":"https://api.github.com/repos/dhylands/micropython/commits/d18caea0b6ee0d07912856d1b557aa89d40105d8"}]}