{"push_id":609226246,"size":2,"distinct_size":2,"ref":"refs/heads/master","head":"30ccb64920dfcb652df3b42bd034c8d71299702e","before":"bd7c438055cbfdc59eb613feded5aa3ef6baf4f1","commits":[{"sha":"313916e6d61f11ba898e725beb22fdfb5cae3ec9","author":{"email":"acb2fa96c11350bd5899b3fbb19ae75ffaccdf6e@umassd.edu","name":"Jerick0"},"message":"Control path with half clock delay register","distinct":true,"url":"https://api.github.com/repos/ccamara5/ECE368/commits/313916e6d61f11ba898e725beb22fdfb5cae3ec9"},{"sha":"30ccb64920dfcb652df3b42bd034c8d71299702e","author":{"email":"acb2fa96c11350bd5899b3fbb19ae75ffaccdf6e@umassd.edu","name":"Jerick0"},"message":"Merge pull request #25 from Jerick0/master\n\nControl path with half clock delay register","distinct":true,"url":"https://api.github.com/repos/ccamara5/ECE368/commits/30ccb64920dfcb652df3b42bd034c8d71299702e"}]}