{"push_id":627567661,"size":182,"distinct_size":0,"ref":"refs/heads/partitioner2","head":"c0bddda142472b204f01e163bd5bcbeb2c84f5e2","before":"13da61d8573fe522c2a30204ca501aa7800ffacd","commits":[{"sha":"0190b19607e1cfbb604e8628fd68d2718cc31f1f","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) Tools that disassemble raw buffers need starting addresses\n\nAdded --start switch to recursivieDisassemble and debugSemantics so they know\nwhat to disassemble when we provide them with just a raw buffer.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/0190b19607e1cfbb604e8628fd68d2718cc31f1f"},{"sha":"66cb2092325a01733c8430a9936b875baafcc9f8","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) Changed how Dispatcher is created\n\nA RegisterDictionary can be specified when creating a dispatcher.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/66cb2092325a01733c8430a9936b875baafcc9f8"},{"sha":"a8365ffde112a9ca801eb3c99dce214bd8bf8b64","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) value_nbits is optional for Dispatcher::read\n\nNow that all binary expressions have types, we no longer need to pass\nthe value width to the read operation.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/a8365ffde112a9ca801eb3c99dce214bd8bf8b64"},{"sha":"a363ea9f3f4e7e169d1304dfab71ebda1f327dfd","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics: AAA, AAD, AAM, AAS","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/a363ea9f3f4e7e169d1304dfab71ebda1f327dfd"},{"sha":"474e1394585fa6a5d3240da9a51d34eac0391402","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics: ADC","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/474e1394585fa6a5d3240da9a51d34eac0391402"},{"sha":"ec7c4b520745f22b6701974a6b806a1fc1890d2d","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics: ADD, AND","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/ec7c4b520745f22b6701974a6b806a1fc1890d2d"},{"sha":"6ac6410541defc5feb54ce511caf6c1754160dc3","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) Removed more architecture-specific x86 code\n\nEIP-related code has been replaced with code that doesn't depend\non whether the register is 16, 32, or 64 bits.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/6ac6410541defc5feb54ce511caf6c1754160dc3"},{"sha":"b514e41200d0dac7a1d47c57550dd3b72b98a7b2","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics: BSF, BSR","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/b514e41200d0dac7a1d47c57550dd3b72b98a7b2"},{"sha":"e22c255999482f9a0d0b7cff35d1bc926ba27f4e","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics: BT, BTC, BTR, BTS\n\nAdded x86-64 bit support to these instructions.\n\nFixed incorrect behavior regarding negative bit offsets for memory\naccording to the Intel Instruction Reference Manual, although not\ntested (and the modulo description seems suspect).\n\nAdded support for 32-bit BTC instruction.\n\nLOCK prefix causes UD exception for BT instruction or for\nBTC, BTR, or BTS if the first operand is not memory.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/e22c255999482f9a0d0b7cff35d1bc926ba27f4e"},{"sha":"5a409313ee1399dbb2b32906f98409c7755a072a","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) Dispatcher API change; memory address sizes\n\n* The methods for creating a prototypical semantics dispatcher\n  have changed slightly so that a memory address size can be specified,\n  which is then copied into the real dispatcher when one is created\n  from the prototypical dispatcher.\n\n* MemoryState has a memor address width property that can be checked\n  by subclasses to ensure that all memory addresses are the same\n  width.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/5a409313ee1399dbb2b32906f98409c7755a072a"},{"sha":"fe2d9aea6110e91785703e530c7b25e084eea83e","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 bit semantics for BSWAP","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/fe2d9aea6110e91785703e530c7b25e084eea83e"},{"sha":"d9179bfa3df47f5d6297f2380b7468fa68863def","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics for CALL","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/d9179bfa3df47f5d6297f2380b7468fa68863def"},{"sha":"c6e1b2d922040b9a0ec724d2f3e28de61ef0997a","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) Updated test answers for semantics changes\n\n* The CALL instruction was fixed in a previous commit so it\n  reads the target address before writing the return address\n  to the stack, thus these answer files change.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/c6e1b2d922040b9a0ec724d2f3e28de61ef0997a"},{"sha":"61c4c17a920c37fdece8d42a3723bcc18ee31634","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics for CBW, CWDE, CDQE","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/61c4c17a920c37fdece8d42a3723bcc18ee31634"},{"sha":"443850d5973871152d801d90ed75bbf71ea58264","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics for CLC, CLD, CLFLUSH","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/443850d5973871152d801d90ed75bbf71ea58264"},{"sha":"f8c3c2ccb39b02a8c4499fdc7d678c81e494acb6","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics for CMC, and 16 CMOVcc instructions","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/f8c3c2ccb39b02a8c4499fdc7d678c81e494acb6"},{"sha":"d37dd20759629131c49881718f8cec97ac395d18","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) Updated semantic test answers for changes to CMP instruction","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/d37dd20759629131c49881718f8cec97ac395d18"},{"sha":"9c06399aa5779998211b3adc685a9987f86fcf85","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics for CMP","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/9c06399aa5779998211b3adc685a9987f86fcf85"},{"sha":"981a81187d1e2df55014bf24eef372ca68585506","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) Removed X86ProcessorMode; moved some functions\n\n* X86ProcessorMode is removed since the X86InstructionSize enums\n  can be reused for the same thing.\n\n* Functions to convert between X86InstructionSize enum constants\n  and size_t are moved to the SgAsmX86Instruction class.\n\n* SgAsmX86Instruction::isFunctionCallSlow avoids using semantics\n  for 16- and 64-bit ISAs since they're not ready yet.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/981a81187d1e2df55014bf24eef372ca68585506"},{"sha":"626f5069d5fda726ddd866fcbe5cc3ab0571a355","author":{"email":"01c173e747120e27af9b10fc661e175b6d4daa15@llnl.gov","name":"Robb Matzke"},"message":"(Binary Analysis) x86-64 semantics for CMPS, CMPSB, CMPSW, CMPSD, CMPSQ\n\nThe floating-point CMPSD instruction is not handled.","distinct":false,"url":"https://api.github.com/repos/matzke1/edg4x-rose/commits/626f5069d5fda726ddd866fcbe5cc3ab0571a355"}]}