The switches have support for SRAM buffers, which include 24 MB of capacity, and a feature unique to the Cavium chips called AlgoMatch that replaces the very expensive TCAM memory that has been typically used in switches for access control lists; this approach is somewhere around 50 percent more power efficient and delivers twice as many rules for IPv4 networks and four times the capacity for IPv6 networks.