For the devices we build today  design and implementation are unavoidably entangled Design for low-power  test  reuse and optimized layout are no longer possible without taking implementation factors into account in design  and vice-versa