Today we announced a solution for an intrinsic DDR3 timing constraint that has been impacting our customers’ system performance This is great news for networking apps  where tRRD and tFAW timing specifications can restrict much-needed data throughput