DescriptionHeterogeneous platforms may include accelerators such as Digital Signal Processors (DSP’s) that employ SW-controlled scratch-pad memories instead of  or in addition to standard HW-cached memory Controlling scratch-pads efficiently typically requires tiling and pipelining loops  thereby optimizing for memory locality rather than parallelism as a primary objective