How important is Verilog for digital system and FPGA design?
I am implementing a Verilog module on a Altera DE2-115  FPGA. The Gate Level Simulation has been completed on Quartus 2. How do I create a Verilog interface file and a C/C++ program to communicate with the FPGA?