Which is the best tool: Synopsis' IC Compiler or Cadence's SoC Encounter for Physical design in VLSI?
What will be the cost of the VLSI verification tools license like Synopsys VCS, Mentor Graphics, QuestaSim, etc.?