Access specifier in SystemVerilog
<p>I am totally confused in access specifiers <code>local</code>,<code>static</code>,<code>virtual</code>,<code>protected</code> and <code>automatic</code>. give example or document for the same.
Any Help appreciated a lot. </p>