Display signal name/literal in test bench
<p>Is it possible to reference/display the name/literal of a signal in Verilog?</p>

<p>This would be a useful feature for creating a general signal checking function in a Verilog test bench.</p>

<p>I understand that %m will print the scope of the signal when using $display(). Is there an equivalent that displays the signal name?</p>