MIPS/Pipeline regarding unique Data & Instruction memory
<p>How does having unique Data &amp; Instructions memory affects us to the standard 5-stage Pipeline?What about with &amp; without Forwarding?</p>

<p>What's the advantage of having a different memory for each?</p>