In systemverilog is there a way to condition on a type?
<p>So I am using a parameterized type in a common module. </p>

<p>Is there a way to say:
 if( type == TYPE1 ) assign the struct one way
 else if( type == TYPE2 ) assign another way</p>

<p>I was picturing this in a generate block.</p>