What is the difference between implication (->) and ##0 in SVA?
<p>What is the subtle difference between following statements</p>

<p><code>a -&gt; b</code> vs <code>a ##0 b</code></p>

<p>in SVA (SystemVerilog Assertions)?</p>