arunvenkatesh .
Analog Design Engineer at Apple
analog design engineer apple
highly motivated enthusiastic mixed signal ic designer . solid background analog ic design sound understanding signal processing concept , comfortably play across area improve circuit design .
Apple
https://www.linkedin.com/company/apple
https://media-exp1.licdn.com/dms/image/C560BAQHdAaarsO-eyA/company-logo_100_100/0/1595530301220?e=1655942400&v=beta&t=lXP662hMk1zfbIVzKnghCZiIqJ7XeePPO8E-MoT5fWQ
Analog Design Engineer
Broadcom Inc.
https://www.linkedin.com/company/broadcom
High precision analog and mixed-signal circuit design for analog sensor ASICs.
Orange County, California Area
https://media-exp1.licdn.com/dms/image/C4E0BAQGDwy-AGAu-Hg/company-logo_100_100/0/1519856412341?e=1655942400&v=beta&t=cT9OU1HhUREIs_5m5pLMH00fWFXK6WjJt02drKL2wNk
Staff Design Engineer
Linear Technology
https://www.linkedin.com/company/linear-technology
Signal Conditioning group. Design of DT-Delta Sigma ADC
Dallas/Fort Worth Area
https://media-exp1.licdn.com/dms/image/C4E0BAQENCPoHOvE-bg/company-logo_100_100/0/1519890910322?e=1655942400&v=beta&t=S7-zhqDTIZMfXkBy1PEEwLt9VGjLXfe9KcLziEEoIfA
Analog Design Intern
Texas A&M University
https://www.linkedin.com/company/texas-a&m-university
ECEN 214 Circuit Theory
Bryan/College Station, Texas Area
https://media-exp1.licdn.com/dms/image/C510BAQH0AwblDTN6-g/company-logo_100_100/0/1519855923386?e=1655942400&v=beta&t=Kfl7C2m-u4GdJKWokTd0E6SMwd3iE1zcg_Bn_IQUwp8
Teaching Assistant
Master's degree
Analog and Mixed Signal design
Electrical Engineering
https://media-exp1.licdn.com/dms/image/C510BAQH0AwblDTN6-g/company-logo_100_100/0/1519855923386?e=1655942400&v=beta&t=Kfl7C2m-u4GdJKWokTd0E6SMwd3iE1zcg_Bn_IQUwp8
Texas A&M University
https://www.linkedin.com/school/texas-a&m-university/
Bachelor of Engineering (B.E.)
Undergrad student member @ Integrated Systems Laboratory
Electronics and Communications Engineering
https://media-exp1.licdn.com/dms/image/C4E0BAQEotsqW7H1XuQ/company-logo_100_100/0/1519903123506?e=1655942400&v=beta&t=98oTUNC-WGruYPmIbJznNeZ3ZMcqk9yN8u6zM1rUo7Q
College of Engineering, Guindy
https://www.linkedin.com/school/college-of-engineering-guindy/
Clock harmonic distortion reduction technique for full tunable range in switched-R-MOSFET-C filters
Analog Integrated Circuits and Signal Processing
http://www.springer.com/-/1/AVRFOx5u2brxj7RS3BSO
Reduced clock harmonic distortion technique in maximum tunable switched-R-MOSFET-C filters
Circuits and Systems (MWSCAS), 2014 IEEE 57th International Midwest Symposium on
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6908595
Advanced Analog Design
ECEN 607
Applied partial differential equations
MATH 602
Mixed Signal Interface
ECEN 610
Solid State Devices
ECEN 671
mm- wave IC Design
ECEN 625
Communication System Design
-
Data Converters
-
Digital Signal Processing
-
RF Microelectronics
-
Transmission Lines
-
Introduction to Corporate Finance
Coursera
Introduction to Financial Accounting
Coursera
Implemented the Modulated Wideband Converter (MWC). The MWC consists of PRBS generator, mixer, low Pass filter followed by low sampling rate ADC. The output of the ADC is stored in memory. The signal processing block built onto cyclone II FPGA, accesses the data stored and reconstructs the entire received signal with appreciable Signal to Error ratio. This architecture enables direct downconversion of multiple message bands simultaneously without any kind of carrier synchronization required.
Sub-Nyquist sampling ADC for sparse wide-band signals
Developed the entire system model in MATLAB.  
Interfaced various ICs with the Cyclone II FPGA and coded for the filter bank in VHDL. Integrated the entire testbed using FPGA and off-the-shelf components. The testbed consists of pre-emphasis filter, filter bank, envelope detector, integrator, nonlinear amplitude mapping, amplitude quantizer, and frame generator.
Hardware Simulator for Cochlear Implant Device
This chip designed includes the complete implant - power recovery - Clock and Data recovery - reference generator - Current steering D/A
Cochlear Implant IC design
https://www.linkedin.com/in/sizhao-y-37b955128
College Station, TX
Sizhao Y.
Design Verification Engineer at Apple
https://www.linkedin.com/in/amith-vikram-pai-b9934b34
Santa Clara, CA
Amith Vikram Pai
Design Verification Engineer at Apple
https://www.linkedin.com/in/mtm19910101
San Francisco Bay Area
Tianming Ma
ASIC Engineer at Apple
https://www.linkedin.com/in/lingke-zhang-239231a4
Santa Clara, CA
Lingke Zhang
Physical Design Engineer at Apple
https://www.linkedin.com/in/aman-arora-62856b54
Austin, TX
Aman Arora
CPU Implementation Engineer at Apple
https://www.linkedin.com/in/si-yafei-0711
Santa Clara, CA
Si Yafei
Hardware Design Engineer at Apple
https://www.linkedin.com/in/yanliutamu
San Francisco Bay Area
Yan Liu
Hardware Validation Engineer at Apple
https://www.linkedin.com/in/lin-zhou-69251664
San Francisco Bay Area
Lin Zhou
ASIC Design Engineer at Apple
https://www.linkedin.com/in/shashanknaphade
San Francisco Bay Area
Shashank Naphade
Design Verification Engineer at Apple
https://www.linkedin.com/in/swapnilreddy
Austin, TX
Swapnil Reddy Mamidi
Design Verification Engineer at Apple
https://www.linkedin.com/in/srinivas-ambati-venkatesh-14124a4a
San Francisco Bay Area
Srinivas Ambati Venkatesh
Chip Design Engineer at Apple
https://www.linkedin.com/in/amirtahmasbi
San Diego, CA
Amir Tahmasbi
Senior Software Engineer, Core OS at Apple
https://www.linkedin.com/in/shwetaanugu
Santa Clara, CA
Shweta Anugu
Sr RTL Design Engineer at Apple
https://www.linkedin.com/in/luyangli
Sunnyvale, CA
Luyang Li
Senior Mixed Signal Engineer at NVIDIA
https://www.linkedin.com/in/bhavikparekh51
San Francisco Bay Area
Bhavik Parekh
Analog and PMIC Design Engineer at Dialog Semiconductor
https://www.linkedin.com/in/anuj-panwar
San Francisco Bay Area
Anuj Panwar
Circuit Design Engineer at Apple
https://www.linkedin.com/in/nityanand-balkrishna-anchan-705ba7153
Cupertino, CA
Nityanand Balkrishna Anchan
Hardware Design Engineer at Apple
Jim Douglass
      
          



            
              
        
              
  

    
        Arun did excellent work for Linear Technology during his internship.  He quickly ramped up on topics in which he had no prior experience.  His solid fundamentals allowed him to understand and then extend concepts he analyzed.  He works hard, and he has a good attitude and pleasant disposition.

We are confident that Arun will be an effective, efficient, and valuable professional.
Analog Mixed-Signal and RF (AMS/RF) IC Design and Development Group
https://media-exp1.licdn.com/dms/image/C4E07AQFNIC0Gv3JmTg/group-logo_image-shrink_200x200/0/1631374634554?e=1647691200&v=beta&t=7wuJ0hu1DMujTQmToPexSKfUXJWYyGKTwJCmLqIJCMY
https://www.linkedin.com/groups/27032
ANALOG MIXED SIGNAL
https://media-exp1.licdn.com/dms/image/C5107AQHQHFek9Wqb3w/group-logo_image-shrink_200x200/0/1631401690966?e=1647691200&v=beta&t=PW93F7NsT5L4R5VkibV1APv-auGNf2xWCfwFwVpYlRo
https://www.linkedin.com/groups/98379